Skip to contentSkip to conversation

x86: Zap some changelogs

PATCH New Borislav Petkov 1 participant 4 messages May 7, 2015

Subsystems (2)
lore
Share & tools
lore

Borislav Petkov

author maintainer
#0 lore raw

cover x86: Zap some changelogs

From: Borislav Petkov <[email protected]>

Kill some changelogs which simply take up space and serve almost no purpose as git history has it all and detailed. Also, remove unneeded function definitions from traps.c

Borislav Petkov (3):
x86/traps: Remove superfluous weak definitions and dead code x86/mce/amd: Zap changelog
x86/cpu/microcode: Zap changelog

 arch/x86/kernel/cpu/mcheck/mce_amd.c  | 12 +-----
 arch/x86/kernel/cpu/microcode/core.c  | 76 +++++------------------------------
 arch/x86/kernel/cpu/microcode/intel.c | 75 ++++------------------------------
 arch/x86/kernel/traps.c               | 17 --------
 4 files changed, 18 insertions(+), 162 deletions(-)
Signature · 1 line
2.3.5
author maintainer
#1 lore raw

PATCH 1/3 x86/traps: Remove superfluous weak definitions and dead code

From: Borislav Petkov <[email protected]>

Those were leftovers of the x86 merge, see

081f75bbdc86 ("traps: x86: make traps_32.c and traps_64.c equal")

for example and are not needed now.

---
 arch/x86/kernel/traps.c | 17 -----------------
 1 file changed, 17 deletions(-)
arch/x86/kernel/traps.c +0 -17
index 68b1d5979a46..2768bb663f94 100644
@@ -813,23 +813,6 @@ dotraplinkage void
 do_spurious_interrupt_bug(struct pt_regs *regs, long error_code)
 {
 	conditional_sti(regs);
-#if 0
-	/* No need to warn about this any longer. */
-	pr_info("Ignoring P6 Local APIC Spurious Interrupt Bug...\n");
-#endif
-}
-
-asmlinkage __visible void __attribute__((weak)) smp_thermal_interrupt(void)
-{
-}
-
-asmlinkage __visible void __attribute__((weak)) smp_threshold_interrupt(void)
-{
-}
-
-asmlinkage __visible void __attribute__((weak))
-smp_deferred_error_interrupt(void)
-{
 }
 
 /*
Signature · 1 line
2.3.5
author maintainer
#2 lore raw

PATCH 2/3 x86/mce/amd: Zap changelog

In reply to Borislav Petkov

From: Borislav Petkov <[email protected]>

It is useless and git history has it all detailed anyway. Update copyright while at it.

Cc Aravind Gopalakrishnan <[email protected]>
---
 arch/x86/kernel/cpu/mcheck/mce_amd.c | 12 ++----------
 1 file changed, 2 insertions(+), 10 deletions(-)
arch/x86/kernel/cpu/mcheck/mce_amd.c +2 -10
index 70e1bf6f784d..e99b15077e94 100644
@@ -1,21 +1,13 @@
 /*
- *  (c) 2005-2012 Advanced Micro Devices, Inc.
+ *  (c) 2005-2015 Advanced Micro Devices, Inc.
  *  Your use of this code is subject to the terms and conditions of the
  *  GNU general public license version 2. See "COPYING" or
  *  http://www.gnu.org/licenses/gpl.html
  *
  *  Written by Jacob Shin - AMD, Inc.
- *
  *  Maintained by: Borislav Petkov <[email protected]>
  *
- *  April 2006
- *     - added support for AMD Family 0x10 processors
- *  May 2012
- *     - major scrubbing
- *  May 2015
- *     - add support for deferred error interrupts (Aravind Gopalakrishnan)
- *
- *  All MC4_MISCi registers are shared between multi-cores
+ *  All MC4_MISCi registers are shared between cores on a node.
  */
 #include <linux/interrupt.h>
 #include <linux/notifier.h>
Signature · 1 line
2.3.5
author maintainer
#3 lore raw

PATCH 3/3 x86/cpu/microcode: Zap changelog

In reply to Borislav Petkov

From: Borislav Petkov <[email protected]>

It is useless at best and git history has it all detailed anyway. Update copyright while at it.

---
 arch/x86/kernel/cpu/microcode/core.c  | 76 +++++------------------------------
 arch/x86/kernel/cpu/microcode/intel.c | 75 ++++------------------------------
 2 files changed, 16 insertions(+), 135 deletions(-)
arch/x86/kernel/cpu/microcode/core.c +9 -67
index 36a83617eb21..6236a54a63f4 100644
@@ -1,74 +1,16 @@
 /*
- *	Intel CPU Microcode Update Driver for Linux
+ * CPU Microcode Update Driver for Linux
  *
- *	Copyright (C) 2000-2006 Tigran Aivazian <[email protected]>
- *		      2006	Shaohua Li <[email protected]>
+ * Copyright (C) 2000-2006 Tigran Aivazian <[email protected]>
+ *	      2006	Shaohua Li <[email protected]>
+ *	      2013-2015	Borislav Petkov <[email protected]>
  *
- *	This driver allows to upgrade microcode on Intel processors
- *	belonging to IA-32 family - PentiumPro, Pentium II,
- *	Pentium III, Xeon, Pentium 4, etc.
+ * This driver allows to upgrade microcode on x86 processors.
  *
- *	Reference: Section 8.11 of Volume 3a, IA-32 Intel? Architecture
- *	Software Developer's Manual
- *	Order Number 253668 or free download from:
- *
- *	http://developer.intel.com/Assets/PDF/manual/253668.pdf	
- *
- *	For more information, go to http://www.urbanmyth.org/microcode
- *
- *	This program is free software; you can redistribute it and/or
- *	modify it under the terms of the GNU General Public License
- *	as published by the Free Software Foundation; either version
- *	2 of the License, or (at your option) any later version.
- *
- *	1.0	16 Feb 2000, Tigran Aivazian <[email protected]>
- *		Initial release.
- *	1.01	18 Feb 2000, Tigran Aivazian <[email protected]>
- *		Added read() support + cleanups.
- *	1.02	21 Feb 2000, Tigran Aivazian <[email protected]>
- *		Added 'device trimming' support. open(O_WRONLY) zeroes
- *		and frees the saved copy of applied microcode.
- *	1.03	29 Feb 2000, Tigran Aivazian <[email protected]>
- *		Made to use devfs (/dev/cpu/microcode) + cleanups.
- *	1.04	06 Jun 2000, Simon Trimmer <[email protected]>
- *		Added misc device support (now uses both devfs and misc).
- *		Added MICROCODE_IOCFREE ioctl to clear memory.
- *	1.05	09 Jun 2000, Simon Trimmer <[email protected]>
- *		Messages for error cases (non Intel & no suitable microcode).
- *	1.06	03 Aug 2000, Tigran Aivazian <[email protected]>
- *		Removed ->release(). Removed exclusive open and status bitmap.
- *		Added microcode_rwsem to serialize read()/write()/ioctl().
- *		Removed global kernel lock usage.
- *	1.07	07 Sep 2000, Tigran Aivazian <[email protected]>
- *		Write 0 to 0x8B msr and then cpuid before reading revision,
- *		so that it works even if there were no update done by the
- *		BIOS. Otherwise, reading from 0x8B gives junk (which happened
- *		to be 0 on my machine which is why it worked even when I
- *		disabled update by the BIOS)
- *		Thanks to Eric W. Biederman <[email protected]> for the fix.
- *	1.08	11 Dec 2000, Richard Schaal <[email protected]> and
- *			     Tigran Aivazian <[email protected]>
- *		Intel Pentium 4 processor support and bugfixes.
- *	1.09	30 Oct 2001, Tigran Aivazian <[email protected]>
- *		Bugfix for HT (Hyper-Threading) enabled processors
- *		whereby processor resources are shared by all logical processors
- *		in a single CPU package.
- *	1.10	28 Feb 2002 Asit K Mallick <[email protected]> and
- *		Tigran Aivazian <[email protected]>,
- *		Serialize updates as required on HT processors due to
- *		speculative nature of implementation.
- *	1.11	22 Mar 2002 Tigran Aivazian <[email protected]>
- *		Fix the panic when writing zero-length microcode chunk.
- *	1.12	29 Sep 2003 Nitin Kamble <[email protected]>,
- *		Jun Nakajima <[email protected]>
- *		Support for the microcode updates in the new format.
- *	1.13	10 Oct 2003 Tigran Aivazian <[email protected]>
- *		Removed ->read() method and obsoleted MICROCODE_IOCFREE ioctl
- *		because we no longer hold a copy of applied microcode
- *		in kernel memory.
- *	1.14	25 Jun 2004 Tigran Aivazian <[email protected]>
- *		Fix sigmatch() macro to handle old CPUs with pf == 0.
- *		Thanks to Stuart Swales for pointing out this bug.
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version
+ * 2 of the License, or (at your option) any later version.
  */
 
 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
arch/x86/kernel/cpu/microcode/intel.c +7 -68

81 lines not on this page · raw message

Signature · 1 line
2.3.5