Skip to contentSkip to conversation

Please pull ARC changes

U-Boot Alexey Brodkin 2 participants 2 messages Jun 13, 2016 – Jun 19, 2016

lore
Share & tools
lore
#0 lore raw

Hi Tom,

The following changes since commit 6b3943f1b04be60f147ee540fbd72c4c7ea89f80:

? siemens,am33x: add draco etamin board (2016-06-09 13:53:13 -0400)

are available in the git repository at:

? git://git.denx.de/u-boot-arc.git?

for you to fetch changes up to fc1e8fbbb2ea73139c2eadf2f174d6c3fc4ee03f:

? axs103: Bump CPU frequency from 50MHz to 100MHz (2016-06-13 14:38:05 +0200)

----------------------------------------------------------------
Alexey Brodkin (5):
??????arc/cache: really do invalidate_dcache_all() even if IOC exists ??????arc/cache: Flush & invalidate all caches right before enabling IOC ??????board: axs10x: Flush entire cache after programming reset vector ??????arc: Update data accessors with use of memory barriers ??????axs103: Bump CPU frequency from 50MHz to 100MHz

?arch/arc/include/asm/io.h??????| 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++--------------
?arch/arc/lib/cache.c???????????| 10 ++++-----
?board/synopsys/axs101/axs101.c |??2 +-
?configs/axs103_defconfig???????|??2 +-

?4 files changed, 86 insertions(+), 23 deletions(-)

Regards,
Alexey

#1 lore raw
Quoted 6 lines · Alexey Brodkin

Hi Tom,

The following changes since commit 6b3943f1b04be60f147ee540fbd72c4c7ea89f80:

? siemens,am33x: add draco etamin board (2016-06-09 13:53:13 -0400)

Quoted 8 lines

are available in the git repository at:

? git://git.denx.de/u-boot-arc.git?

for you to fetch changes up to fc1e8fbbb2ea73139c2eadf2f174d6c3fc4ee03f:

? axs103: Bump CPU frequency from 50MHz to 100MHz (2016-06-13 14:38:05 +0200)

Applied to u-boot/master, thanks!

Signature · 8 lines
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20160619/5a49c118/attachment.sig>