msm:disp:dpu1: Fix core clk rate in display driver

PATCH New Shubhashree Dhar 1 participant 1 message Nov 27, 2019

Subsystems (3)

DRM drivers Arm Qualcomm mailing list DRM driver for Qualcomm display hardware

lore

Share & tools

lore

Shubhashree Dhar

author

2019-11-27 10:16 UTC #0 lore raw

PATCH 1/1 msm:disp:dpu1: Fix core clk rate in display driver

Fix max core clk rate during dt parsing in display driver.

Signed-off-by Shubhashree Dhar <[email protected]>

---
 drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c | 1 +
 1 file changed, 1 insertion(+)

drivers/gpu/drm/msm/disp/dpu1/dpu_io_util.c +1 -0

index 27fbeb5..991fff1 100644
@@ -187,6 +187,7 @@ int msm_dss_parse_clock(struct platform_device *pdev,
 			continue;
 		mp->clk_config[i].rate = rate;
 		mp->clk_config[i].type = DSS_CLK_PCLK;
+		mp->clk_config[i].max_rate = rate;
 	}
 
 	mp->num_clk = num_clk;

Signature · 1 line

1.9.1