ppc: Fix PCIX configuration of Ocotea & Taishan for > 512MB DDR

PATCH New Stefan Roese 1 participant 1 message Mar 16, 2007

lore

Share & tools

lore

Stefan Roese

author

2007-03-16 20:03 UTC #0 lore raw

PATCH 1/1 ppc: Fix PCIX configuration of Ocotea & Taishan for > 512MB DDR

[PATCH] ppc: Fix PCIX configuration of Ocotea & Taishan for > 512MB DDR

Change the configuration of the PCIX PCI->PLB inbound memory window to be 2GB instead of 512kB. The comment already mentioned 2GB, but the code unfortunately didn't reflect this.

Signed-off-by Stefan Roese <[email protected]>

---
commit 7eb6a3d9d0d0dadd5634d6c7c3fd262652076355
tree 620c232e5cf39d5cf905ec503f4fc86456cef104
parent 2553194704512d8a00d6e50b9e780ecc87d1ca2a
author Stefan Roese <[email protected]> Fri, 16 Mar 2007 20:57:00 +0100 committer Stefan Roese <[email protected]> Fri, 16 Mar 2007 20:57:00 +0100

 arch/ppc/platforms/4xx/ocotea.c  |    2 +-
 arch/ppc/platforms/4xx/taishan.c |    2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

arch/ppc/platforms/4xx/ocotea.c +1 -1

index 14780eb..626264a 100644
@@ -178,7 +178,7 @@ ocotea_setup_pcix(void)
 	/* Setup 2GB PCI->PLB inbound memory window at 0, enable MSIs */
 	PCIX_WRITEL(0x00000000, PCIX0_PIM0LAH);
 	PCIX_WRITEL(0x00000000, PCIX0_PIM0LAL);
-	PCIX_WRITEL(0xe0000007, PCIX0_PIM0SA);
+	PCIX_WRITEL(0x80000007, PCIX0_PIM0SA);
 
 	eieio();
 }

arch/ppc/platforms/4xx/taishan.c +1 -1

index bb0253e..5d9af8d 100644
@@ -235,7 +235,7 @@ taishan_setup_pcix(void)
 	/* Setup 2GB PCI->PLB inbound memory window at 0, enable MSIs */
 	PCIX_WRITEL(0x00000000, PCIX0_PIM0LAH);
 	PCIX_WRITEL(0x00000000, PCIX0_PIM0LAL);
-	PCIX_WRITEL(0xe0000007, PCIX0_PIM0SA);
+	PCIX_WRITEL(0x80000007, PCIX0_PIM0SA);
 	PCIX_WRITEL(0xffffffff, PCIX0_PIM0SAH);
 
 	iounmap(pcix_reg_base);