Samsung SOC OneNAND controller support

PATCH New Kyungmin Park 1 participant 1 message Jun 24, 2009

Subsystems (4)

Arm (32-bit) Arm sub-architectures Memory technology devices (MTD) Arm Samsung Exynos

lore

Share & tools

lore

Kyungmin Park

author

2009-06-24 04:29 UTC #0 lore raw

PATCH 1/1 Samsung SOC OneNAND controller support

S3C64XX/S5PC100 has own OneNAND controller.
Register OneNAND device to platform

Note: S3C64XX has 2 OneNAND controller but S5PC100 has only 1.

Signed-off-by Kyungmin Park <[email protected]>

---

arch/arm/mach-s5pc100/Kconfig +1 -0

index 10d4128..31d3cc2 100644
@@ -11,6 +11,7 @@ config CPU_S5PC100
 	bool
 	select CPU_S5PC100_INIT
 	select CPU_S5PC100_CLOCK
+	select S3C_DEV_ONENAND
 	help
 	  Enable S5PC100 CPU support

arch/arm/plat-s3c/Kconfig +5 -0

index 935c755..4c5491e 100644
@@ -178,6 +178,11 @@ config S3C_DEV_HSMMC1
 	help
 	  Compile in platform device definitions for HSMMC channel 1
 
+config S3C_DEV_ONENAND
+	bool
+	help
+	  Compile in platform device definitions for OneNAND
+
 config S3C_DEV_I2C1
 	bool
 	help

arch/arm/plat-s3c/Makefile +1 -0

index 6106514..0d2f3e2 100644
@@ -32,6 +32,7 @@ obj-$(CONFIG_S3C2410_PM_CHECK)	+= pm-check.o
 
 obj-$(CONFIG_S3C_DEV_HSMMC)	+= dev-hsmmc.o
 obj-$(CONFIG_S3C_DEV_HSMMC1)	+= dev-hsmmc1.o
+obj-$(CONFIG_S3C_DEV_ONENAND)	+= dev-onenand.o
 obj-y				+= dev-i2c0.o
 obj-$(CONFIG_S3C_DEV_I2C1)	+= dev-i2c1.o
 obj-$(CONFIG_S3C_DEV_FB)	+= dev-fb.o

arch/arm/plat-s3c/dev-onenand.c new file +81 -0

81 lines not on this page · raw message

arch/arm/plat-s3c/include/plat/devs.h +1 -0

index a0b6768..7bd2eae 100644
@@ -43,6 +43,7 @@ extern struct platform_device s3c_device_spi0;
 extern struct platform_device s3c_device_spi1;
 
 extern struct platform_device s3c_device_nand;
+extern struct platform_device samsung_device_onenand;
 
 extern struct platform_device s3c_device_usbgadget;
 extern struct platform_device s3c_device_usb_hsotg;

arch/arm/plat-s3c64xx/include/plat/irqs.h +1 -0

index 743a700..926ed6d 100644
@@ -148,6 +148,7 @@
 /* compatibility for device defines */
 
 #define IRQ_IIC1		IRQ_S3C6410_IIC1
+#define IRQ_ONENAND		IRQ_ONENAND0
 
 /* Since the IRQ_EINT(x) are a linear mapping on current s3c64xx series
  * we just defined them as an IRQ_EINT(x) macro from S3C_IRQ_EINT_BASE

arch/arm/plat-s3c/include/plat/regs-onenand.h new file +74 -0

74 lines not on this page · raw message