Linking some code to internal SRAM instead of SDRAM
Hello,
I have an at91 based board which starts from NOR flash. I have an ugly workaround in lowlevel_init.S that switching from slowclock to PLLA is done from the internal SRAM instead directly from NOR which is not possible as the NOR flash timing are also affected. So i copied some data around using existing an new labels.
A new approach would be to link lowlevel_init directly at 0x00200000 (which is AT91SAM9260_SRAM0_BASE) but the code is located next to the "normal" .text segment. I've prepared a change to cpu/arm926ejs/u-boot.lds (I know it's still 2010.3 but that shouldn't matter now) which links lowlevel_init to 0x00200000. I added the symbols __lowlevel_init_start and __lowlevel_init_end to be used to copy the function from it's LMA to it's VMA address.
I'm rather unsure if this will work as I thought, Of course more has to be done, like
* Make SRAM address configureable
* Only link to this if CONFIG_SKIP_LOWLEVEL_INIT is not defined
* Maybe create a region for that
* ...
Any opinions, hints, more elegant methods?
cpu/arm926ejs/u-boot.lds +0 -0
@@ -32,9 +32,16 @@ SECTIONS
.text :
{
cpu/arm926ejs/start.o (.text)+ *(EXCLUDE_FILE(*lowlevel_init.o) .text)
+ }
+ __lowlevel_init_start = .;
+ .lowlevel_init 0x00200000 : AT ( ADDR (.text) + SIZEOF (.text) )
+ {
*(.text)
}+ __lowlevel_init_end = .;
+ . = ADDR (.text) + SIZEOF (.text) + SIZEOF(.lowlevel_init);
. = ALIGN(4);
.rodata : { *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*))) }Best regards
Alexander
Dear Alexander Stein,
Quoted 14 lines · In message <[email protected]> you wrote:
A new approach would be to link
lowlevel_initdirectly at0x00200000(which isAT91SAM9260_SRAM0_BASE) but the code is located next to the "normal" .text segment. I've prepared a change tocpu/arm926ejs/u-boot.lds(I know it's still 2010.3 but that shouldn't matter now) which linkslowlevel_initto0x00200000. I added the symbols__lowlevel_init_startand__lowlevel_init_endto be used to copy the function from it's LMA to it's VMA address.
I'm rather unsure if this will work as I thought, Of course more has to be done, like
* Make SRAM address configureable
* Only link to this ifCONFIG_SKIP_LOWLEVEL_INITis not defined
* Maybe create a region for that
* ...
Any opinions, hints, more elegant methods?
Who loads the code to SRAM?
Best regards,
Wolfgang Denk
Signature · 5 lines
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd at denx.de For every complex problem, there is a solution that is simple, neat, and wrong. - Mark Twain
Dear Wolfgang,
Am Mittwoch, 16. Juni 2010 14:56:31 schrieb Wolfgang Denk:
Quoted 15 lines
Quoted 6 lines
A new approach would be to link
lowlevel_initdirectly at0x00200000(which isAT91SAM9260_SRAM0_BASE) but the code is located next to the "normal" .text segment. I've prepared a change tocpu/arm926ejs/u-boot.lds(I know it's still 2010.3 but that shouldn't matter now) which linkslowlevel_initto0x00200000. I added the symbols__lowlevel_init_startand__lowlevel_init_endto be used to copy theQuoted 8 lines
function from it's LMA to it's VMA address.
I'm rather unsure if this will work as I thought, Of course more has to be done, like
* Make SRAM address configureable
* Only link to this ifCONFIG_SKIP_LOWLEVEL_INITis not defined
* Maybe create a region for that
* ...
Any opinions, hints, more elegant methods?
Quoted 1 line
Who loads the code to SRAM?
This code has to be added before bl here:
start.S:165-167
Quoted 3 lines
#ifndef
CONFIG_SKIP_LOWLEVEL_INIT
blcpu_init_crit
#endif
As start.S is generic to arm926ejs there have to be an extra #ifdef or something.
Best regards,
Alexander