Skip to contentSkip to conversation

clk: qcom: qcs404: Fix gpll0_out_main parent

PATCH Applied Vinod Koul 2 participants 2 messages Dec 7, 2018 – Dec 10, 2018

Subsystems (3)
Arm Qualcomm mailing list Common clk Qualcomm clock drivers
lore
Share & tools
lore

Vinod Koul

author
#0 lore raw

PATCH v2 1/1 clk: qcom: qcs404: Fix gpll0_out_main parent

From: Srinivas Kandagatla <[email protected]>

gpll0_out_main parent is cxo so fix it.

Fixes 652f1813c113 ("clk: qcom: gcc: Add global clock controller driver for QCS404")
Signed-off-by Srinivas Kandagatla <[email protected]>
Reviewed-by Bjorn Andersson <[email protected]>
Signed-off-by Vinod Koul <[email protected]>

---

v2: add qc404 in title and review tag by Bjorn

 drivers/clk/qcom/gcc-qcs404.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)
drivers/clk/qcom/gcc-qcs404.c +1 -1
index ef1b267cb058..64da032bb9ed 100644
@@ -297,7 +297,7 @@ static struct clk_alpha_pll gpll0_out_main = {
 		.hw.init = &(struct clk_init_data){
 			.name = "gpll0_out_main",
 			.parent_names = (const char *[])
-					{ "gpll0_sleep_clk_src" },
+					{ "cxo" },
 			.num_parents = 1,
 			.ops = &clk_alpha_pll_ops,
 		},
Signature · 1 line
2.19.2