Skip to contentSkip to conversation

ARM: dts: qcom: Align L2 cache-controller nodename with dtschema

PATCH New Krzysztof Kozlowski 1 participant 1 message Jun 26, 2020

Subsystems (2)
lore
Share & tools
lore
#0 lore raw

PATCH 1/1 ARM: dts: qcom: Align L2 cache-controller nodename with dtschema

Fix dtschema validator warnings like:

    l2-cache@2040000: $nodename:0:
        'l2-cache@2040000' does not match '^(cache-controller|cpu)(@[0-9a-f,]+)*$'
---
 arch/arm/boot/dts/qcom-mdm9615.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)
arch/arm/boot/dts/qcom-mdm9615.dtsi +1 -1
index 347b4f7d7889..dda2ceec6591 100644
@@ -98,7 +98,7 @@
 		ranges;
 		compatible = "simple-bus";
 
-		L2: l2-cache@2040000 {
+		L2: cache-controller@2040000 {
 			compatible = "arm,pl310-cache";
 			reg = <0x02040000 0x1000>;
 			arm,data-latency = <2 2 0>;
Signature · 1 line
2.17.1