dt-bindings: Fix entry name for I/O High Voltage property

PATCH In review Vidya Sagar 3 participants 4 messages Oct 26, 2020 – Nov 10, 2020

Subsystems (4)

Device tree bindings GPIO Tegra architecture support Pin control

lore

Share & tools

lore

Vidya Sagar

author

2020-10-26 06:39 UTC #0 lore raw

PATCH 1/2 dt-bindings: Fix entry name for I/O High Voltage property

Correct the name of the I/O High Voltage Property from 'nvidia,io-high-voltage' to 'nvidia,io-hv'.

Fixes 2585a584f844 ("pinctrl: Add Tegra194 pinctrl DT bindings")

Signed-off-by Vidya Sagar <[email protected]>

---
 .../devicetree/bindings/pinctrl/nvidia,tegra194-pinmux.txt      | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Documentation/devicetree/bindings/pinctrl/nvidia,tegra194-pinmux.txt +1 -1

index 8763f448c376..90d38f710635 100644
@@ -99,7 +99,7 @@ Example:
 					nvidia,schmitt = <TEGRA_PIN_DISABLE>;
 					nvidia,lpdr = <TEGRA_PIN_ENABLE>;
 					nvidia,enable-input = <TEGRA_PIN_DISABLE>;
-					nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+					nvidia,io-hv = <TEGRA_PIN_ENABLE>;
 					nvidia,tristate = <TEGRA_PIN_DISABLE>;
 					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				};

Signature · 1 line

2.17.1

Vidya Sagar

author

2020-10-26 06:39 UTC #1 lore raw

PATCH 2/2 arm64: tegra: Fix DT binding for IO High Voltage entry

Fix the device-tree entry that represents I/O High Voltage property by replacing 'nvidia,io-high-voltage' with 'nvidia,io-hv' as the former entry is deprecated.

Fixes dbb72e2c305b ("arm64: tegra: Add configuration for PCIe C5 sideband signals")

Signed-off-by Vidya Sagar <[email protected]>

---
 arch/arm64/boot/dts/nvidia/tegra194.dtsi | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

arch/arm64/boot/dts/nvidia/tegra194.dtsi +2 -2

index 48160f48003a..5007a2a8647c 100644
@@ -155,7 +155,7 @@
 					nvidia,schmitt = <TEGRA_PIN_DISABLE>;
 					nvidia,lpdr = <TEGRA_PIN_ENABLE>;
 					nvidia,enable-input = <TEGRA_PIN_DISABLE>;
-					nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+					nvidia,io-hv = <TEGRA_PIN_ENABLE>;
 					nvidia,tristate = <TEGRA_PIN_DISABLE>;
 					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				};

@@ -167,7 +167,7 @@
 					nvidia,schmitt = <TEGRA_PIN_DISABLE>;
 					nvidia,lpdr = <TEGRA_PIN_ENABLE>;
 					nvidia,enable-input = <TEGRA_PIN_ENABLE>;
-					nvidia,io-high-voltage = <TEGRA_PIN_ENABLE>;
+					nvidia,io-hv = <TEGRA_PIN_ENABLE>;
 					nvidia,tristate = <TEGRA_PIN_DISABLE>;
 					nvidia,pull = <TEGRA_PIN_PULL_NONE>;
 				};

Signature · 1 line

2.17.1

Rob Herring

maintainer Acked-by on v1 1/2

2020-10-30 18:32 UTC #2 lore raw

In reply to Vidya Sagar

Quoted 9 lines · Vidya Sagar

Correct the name of the I/O High Voltage Property from 'nvidia,io-high-voltage' to 'nvidia,io-hv'.
Fixes 2585a584f844 ("pinctrl: Add Tegra194 pinctrl DT bindings")
Signed-off-by Vidya Sagar <[email protected]>
---
 .../devicetree/bindings/pinctrl/nvidia,tegra194-pinmux.txt      | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Acked-by Rob Herring <[email protected]>

Thierry Reding

2020-11-10 17:44 UTC #3 lore raw

In reply to Vidya Sagar

Quoted 8 lines · Vidya Sagar

Correct the name of the I/O High Voltage Property from 'nvidia,io-high-voltage' to 'nvidia,io-hv'.
Fixes 2585a584f844 ("pinctrl: Add Tegra194 pinctrl DT bindings")
Signed-off-by Vidya Sagar <[email protected]>
---
 .../devicetree/bindings/pinctrl/nvidia,tegra194-pinmux.txt      | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Both patches applied, thanks.

Thierry