Skip to contentSkip to conversation

arm64: dts: qcom: ipq8074: add #size/address-cells to DTSI

PATCH Applied Robert Marko 2 participants 3 messages Jul 8, 2022 – Jul 16, 2022

Subsystems (3)
lore
Share & tools
lore
#0 lore raw

PATCH 1/2 arm64: dts: qcom: ipq8074: add #size/address-cells to DTSI

Add #size-cells and #address-cells to the SoC DTSI to avoid duplicating the same properties in board DTS files.

Remove the mentioned properties from current board DTS files.

---
 arch/arm64/boot/dts/qcom/ipq8074-hk01.dts  | 2 --
 arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi | 3 ---
 arch/arm64/boot/dts/qcom/ipq8074.dtsi      | 3 +++
 3 files changed, 3 insertions(+), 5 deletions(-)
arch/arm64/boot/dts/qcom/ipq8074-hk01.dts +0 -2
index a73909a24935..9dfa2eefef29 100644
@@ -6,8 +6,6 @@
 #include "pmp8074.dtsi"
 
 / {
-	#address-cells = <0x2>;
-	#size-cells = <0x2>;
 	model = "Qualcomm Technologies, Inc. IPQ8074-HK01";
 	compatible = "qcom,ipq8074-hk01", "qcom,ipq8074";
 	interrupt-parent = <&intc>;
arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi +0 -3
index ce86d9b10d69..c67181b173ca 100644
@@ -7,9 +7,6 @@
 #include "ipq8074.dtsi"
 
 / {
-	#address-cells = <0x2>;
-	#size-cells = <0x2>;
-
 	interrupt-parent = <&intc>;
 
 	aliases {
arch/arm64/boot/dts/qcom/ipq8074.dtsi +3 -0
index 83f42e21ff43..73e7e9aad194 100644
@@ -8,6 +8,9 @@
 #include <dt-bindings/clock/qcom,gcc-ipq8074.h>
 
 / {
+	#address-cells = <2>;
+	#size-cells = <2>;
+
 	model = "Qualcomm Technologies, Inc. IPQ8074";
 	compatible = "qcom,ipq8074";
 
Signature · 1 line
2.36.1
#1 lore raw

PATCH 2/2 arm64: dts: qcom: ipq8074: add interrupt-parent to DTSI

Add interrupt-parent to the SoC DTSI to avoid duplicating it in each board DTS file.

Remove interrupt-parent from existing board DTS files.

---
 arch/arm64/boot/dts/qcom/ipq8074-hk01.dts  | 1 -
 arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi | 2 --
 arch/arm64/boot/dts/qcom/ipq8074.dtsi      | 1 +
 3 files changed, 1 insertion(+), 3 deletions(-)
arch/arm64/boot/dts/qcom/ipq8074-hk01.dts +0 -1
index 9dfa2eefef29..b788e1605476 100644
@@ -8,7 +8,6 @@
 / {
 	model = "Qualcomm Technologies, Inc. IPQ8074-HK01";
 	compatible = "qcom,ipq8074-hk01", "qcom,ipq8074";
-	interrupt-parent = <&intc>;
 
 	aliases {
 		serial0 = &blsp1_uart5;
arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi +0 -2
index c67181b173ca..40415d988e4a 100644
@@ -7,8 +7,6 @@
 #include "ipq8074.dtsi"
 
 / {
-	interrupt-parent = <&intc>;
-
 	aliases {
 		serial0 = &blsp1_uart5;
 	};
arch/arm64/boot/dts/qcom/ipq8074.dtsi +1 -0
index 73e7e9aad194..a38b4f21ab9b 100644
@@ -13,6 +13,7 @@ / {
 
 	model = "Qualcomm Technologies, Inc. IPQ8074";
 	compatible = "qcom,ipq8074";
+	interrupt-parent = <&intc>;
 
 	clocks: clocks {
 		sleep_clk: sleep_clk {
Signature · 1 line
2.36.1
#2 lore raw
In reply to Robert Marko
Quoted 6 lines · Robert Marko

Add #size-cells and #address-cells to the SoC DTSI to avoid duplicating the same properties in board DTS files.

Remove the mentioned properties from current board DTS files.

Applied, thanks!

[1/2] arm64: dts: qcom: ipq8074: add #size/address-cells to DTSI

      commit: f32660459d12ad4ce54d0f0c226b3e1f34949a3a
[2/2] arm64: dts: qcom: ipq8074: add interrupt-parent to DTSI
      commit: b97e6ffa7c75ab30e1994997d44220fbe2799906

Best regards,

Signature · 1 line
Bjorn Andersson <[email protected]>