Skip to contentSkip to conversation

arm64: tegra: Add DSU PMUs for Tegra234

PATCH Applied Jon Hunter 2 participants 2 messages Mar 6, 2023 – Apr 3, 2023

Subsystems (2)
lore
Share & tools
lore

Jon Hunter

author maintainer
#0 lore raw

PATCH 1/1 arm64: tegra: Add DSU PMUs for Tegra234

Populate the DynamIQ Shared Unit (DSU) Performance Monitor Unit (PMU) devices for Tegra234 which has one DSU PMU per CPU cluster.

---
 arch/arm64/boot/dts/nvidia/tegra234.dtsi | 18 ++++++++++++++++++
 1 file changed, 18 insertions(+)
arch/arm64/boot/dts/nvidia/tegra234.dtsi +18 -0
index f1748cff8a33..649afbbc2d7f 100644
@@ -3402,6 +3402,24 @@ l3c2: l3-cache2 {
 		};
 	};
 
+	dsu-pmu0 {
+		compatible = "arm,dsu-pmu";
+		interrupts = <GIC_SPI 547 IRQ_TYPE_LEVEL_HIGH>;
+		cpus = <&cpu0_0>, <&cpu0_1>, <&cpu0_2>, <&cpu0_3>;
+	};
+
+	dsu-pmu1 {
+		compatible = "arm,dsu-pmu";
+		interrupts = <GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH>;
+		cpus = <&cpu1_0>, <&cpu1_1>, <&cpu1_2>, <&cpu1_3>;
+	};
+
+	dsu-pmu2 {
+		compatible = "arm,dsu-pmu";
+		interrupts = <GIC_SPI 549 IRQ_TYPE_LEVEL_HIGH>;
+		cpus = <&cpu2_0>, <&cpu2_1>, <&cpu2_2>, <&cpu2_3>;
+	};
+
 	pmu {
 		compatible = "arm,cortex-a78-pmu";
 		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
Signature · 1 line
2.34.1
#1 lore raw

From: Thierry Reding <[email protected]>

Quoted 4 lines · Jon Hunter

Populate the DynamIQ Shared Unit (DSU) Performance Monitor Unit (PMU) devices for Tegra234 which has one DSU PMU per CPU cluster.

Applied, thanks!

[1/1] arm64: tegra: Add DSU PMUs for Tegra234

      commit: 1e7861b8ea94096fcecbaaa34bfdf9925de67747

Best regards,

Signature · 1 line
Thierry Reding <[email protected]>