FAILED: patch "[PATCH] drm/i915: disable sampler indirect state in bindless heap" failed to apply to 6.3-stable tree
Subsystems (3)
[email protected]
maintainerThe patch below does not apply to the 6.3-stable tree.
If someone wants it applied there, or to any other stable or longterm tree, then please email the backport, including the original git commit id to <[email protected]>.
To reproduce the conflict and resubmit, you may use the following commands:
git fetch https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/ linux-6.3.y
git checkout FETCH_HEAD
git cherry-pick -x 81900e3a37750d8c6ad705045310e002f6dd0356
# <resolve conflicts, build, test, etc.>
git commit -s
git send-email --to '<[email protected]>' --in-reply-to '2023051327-caption-anyhow-595d@gregkh' --subject-prefix 'PATCH 6.3.y' HEAD^..
Possible dependencies:
81900e3a3775 ("drm/i915: disable sampler indirect state in bindless heap") 4b51210f98c2 ("drm/i915/mtl: Add Wa_14017856879")5fba65efa7cf ("drm/i915/mtl: Add workarounds Wa_14017066071 and Wa_14017654203")
thanks,
greg k-h
------------------ original commit in Linus's tree ------------------
From 81900e3a37750d8c6ad705045310e002f6dd0356 Mon Sep 17 00:00:00 2001
From: Lionel Landwerlin <[email protected]>
Date: Fri, 7 Apr 2023 12:32:37 +0300
Subject: [PATCH] drm/i915: disable sampler indirect state in bindless heap
By default the indirect state sampler data (border colors) are stored in the same heap as the SAMPLER_STATE structure. For userspace drivers that can be 2 different heaps (dynamic state heap & bindless sampler state heap). This means that border colors have to copied in 2 different places so that the same SAMPLER_STATE structure find the right data.
This change is forcing the indirect state sampler data to only be in the dynamic state pool (more convenient for userspace drivers, they only have to have one copy of the border colors). This is reproducing the behavior of the Windows drivers.
BSpec: 46052
drivers/gpu/drm/i915/gt/intel_gt_regs.h +1 -0
@@ -1145,6 +1145,7 @@#define SC_DISABLE_POWER_OPTIMIZATION_EBB REG_BIT(9)#define GEN11_SAMPLER_ENABLE_HEADLESS_MSG REG_BIT(5)#define MTL_DISABLE_SAMPLER_SC_OOO REG_BIT(3) +#define GEN11_INDIRECT_STATE_BASE_ADDR_OVERRIDE REG_BIT(0)#define GEN9_HALF_SLICE_CHICKEN7 MCR_REG(0xe194)#define DG2_DISABLE_ROUND_ENABLE_ALLOW_FOR_SSLA REG_BIT(15)
drivers/gpu/drm/i915/gt/intel_workarounds.c +19 -0
@@ -2971,6 +2971,25 @@ general_render_compute_wa_init(struct intel_engine_cs *engine, struct i915_wa_liadd_render_compute_tuning_settings (i915, wal); +if (GRAPHICS_VER (i915) >=11 ) { +/* This is not a Wa (although referred to as +* WaSetInidrectStateOverride in places), this allows +* applications that reference sampler states through +* the BindlessSamplerStateBaseAddress to have their +* border color relative to DynamicStateBaseAddress +* rather than BindlessSamplerStateBaseAddress. +* +* Otherwise SAMPLER_STATE border colors have to be +* copied in multiple heaps (DynamicStateBaseAddress & +* BindlessSamplerStateBaseAddress) +* +* BSpec: 46052 +*/ +wa_mcr_masked_en (wal, +GEN10_SAMPLER_MODE , +GEN11_INDIRECT_STATE_BASE_ADDR_OVERRIDE ); + } +if (IS_MTL_GRAPHICS_STEP (i915,M ,STEP_B0 ,STEP_FOREVER ) ||IS_MTL_GRAPHICS_STEP (i915,P ,STEP_B0 ,STEP_FOREVER ))/* Wa_14017856879 */