Skip to contentSkip to conversation

dt-bindings: fpga: altr,a10-pr-ip: convert to DT schema

PATCH Applied Manish Baing 3 participants 3 messages May 12 – May 18

Subsystems (2)
Device tree bindings FPGA manager framework
lore
Share & tools
lore

Manish Baing

author
#0 lore raw

PATCH 1/1 dt-bindings: fpga: altr,a10-pr-ip: convert to DT schema

Convert the Altera Arria 10 Partial Reconfiguration IP bindings from text format to YAML schema.

Signed-off-by Manish Baing <[email protected]>
---
 .../devicetree/bindings/fpga/altera-pr-ip.txt | 12 -------
 .../bindings/fpga/altr,a10-pr-ip.yaml         | 34 +++++++++++++++++++
 2 files changed, 34 insertions(+), 12 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
 create mode 100644 Documentation/devicetree/bindings/fpga/altr,a10-pr-ip.yaml
Documentation/devicetree/bindings/fpga/altera-pr-ip.txt deleted +0 -12
deleted file mode 100644
index 52a294cf2730..000000000000
@@ -1,12 +0,0 @@
-Altera Arria10 Partial Reconfiguration IP
-
-Required properties:
-- compatible : should contain "altr,a10-pr-ip"
-- reg        : base address and size for memory mapped io.
-
-Example:
-
-	fpga_mgr: fpga-mgr@ff20c000 {
-		compatible = "altr,a10-pr-ip";
-		reg = <0xff20c000 0x10>;
-	};
Documentation/devicetree/bindings/fpga/altr,a10-pr-ip.yaml new file +34 -0
new file mode 100644
index 000000000000..1f4df40308bd
@@ -0,0 +1,34 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/fpga/altr,a10-pr-ip.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Altera Arria10 Partial Reconfiguration IP
+
+maintainers:
+  - Matthew Gerlach <[email protected]>
+
+description:
+  The Altera Arria 10 Partial Reconfiguration IP core allows the host
+  processor to perform partial reconfiguration of the FPGA fabric.
+
+properties:
+  compatible:
+    const: altr,a10-pr-ip
+
+  reg:
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+
+additionalProperties: false
+
+examples:
+  - |
+    fpga-mgr@ff20c000 {
+        compatible = "altr,a10-pr-ip";
+        reg = <0xff20c000 0x10>;
+    };
Signature · 1 line
2.43.0
Reviewed-by on v1 1/1
#1 lore raw
Quoted 10 lines · Manish Baing

Convert the Altera Arria 10 Partial Reconfiguration IP bindings from text format to YAML schema.

Signed-off-by Manish Baing <[email protected]>
---
 .../devicetree/bindings/fpga/altera-pr-ip.txt | 12 -------
 .../bindings/fpga/altr,a10-pr-ip.yaml         | 34 +++++++++++++++++++
 2 files changed, 34 insertions(+), 12 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
 create mode 100644 Documentation/devicetree/bindings/fpga/altr,a10-pr-ip.yaml
Reviewed-by Krzysztof Kozlowski <[email protected]>

Best regards,
Krzysztof

Acked-by Applied
#2 lore raw
Quoted 12 lines · Krzysztof Kozlowski
Quoted 10 lines · Manish Baing

Convert the Altera Arria 10 Partial Reconfiguration IP bindings from text format to YAML schema.

Signed-off-by Manish Baing <[email protected]>
---
 .../devicetree/bindings/fpga/altera-pr-ip.txt | 12 -------
 .../bindings/fpga/altr,a10-pr-ip.yaml         | 34 +++++++++++++++++++
 2 files changed, 34 insertions(+), 12 deletions(-)
 delete mode 100644 Documentation/devicetree/bindings/fpga/altera-pr-ip.txt
 create mode 100644 Documentation/devicetree/bindings/fpga/altr,a10-pr-ip.yaml
Quoted 1 line
Reviewed-by Krzysztof Kozlowski <[email protected]>
Acked-by Xu Yilun <[email protected]>

Applied to for-next

Quoted 5 lines

Best regards,
Krzysztof