Embedded MPC860T & flash memory
Hi everybody,
I'm developping a custom MPC860T board, and need 16MB of flash memory.
As I need to be able to write to the memory using the MTD layer, I was wondering if it would be better to use 2 16-bit wide chips in interleaved mode on a 32-bit bus (connecting them in parallel to the bus, one of them storing D[0:15] and the other one D[16:31]), or to use them in non-interleaved mode (non-overlapping address ranges) on a 16-bit bus. It seems that the Linux MTD layer can support both configurations, but I don't have a deep knowledge of that code, and thus would appreciate any advice.
I'll probably use AMD devices.
Thanks in advance for your help.
Laurent Pinchart
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
Dear Laurent,
Quoted 9 lines · in message <[email protected]> you wrote:
As I need to be able to write to the memory using the MTD layer, I was wondering if it would be better to use 2 16-bit wide chips in interleaved mode on a 32-bit bus (connecting them in parallel to the bus, one of them storing D[0:15] and the other one D[16:31]), or to use them in non-interleaved mode (non-overlapping address ranges) on a 16-bit bus. It seems that the Linux MTD layer can support both configurations, but I don't have a deep knowledge of that code, and thus would appreciate any advice.
For the software it does not matter - both configurations will work.
For the performance it makes a BIG difference.
Go for a buswidth of 32 bits, i. e. use 2 chips in 16 bit mode in parallel.
Wolfgang Denk
--
Software Engineering: Embedded and Realtime Systems, Embedded Linux
Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: [email protected] "The trouble with doing something right the first time is that nobody
appreciates how difficult it was." - Walt West
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
Quoted 10 lines
For the software it does not matter - both configurations will work.
For the performance it makes a BIG difference.
Go for a buswidth of 32 bits, i. e. use 2 chips in 16 bit mode in parallel.
Ok, thanks for your answer.
Laurent Pinchart
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/