PCI bus mastering: restrictions?
Hello,
What are the restrictions on PCI Bus Mastering?
More specifically should each scatter-gather buffer length be multiple of 4 bytes or mutliple of 512 or the hw sector size of the device?
TIA,
Signature · 1 line
Luben