Fix non-linear memory mapping on MIPS
PATCH 1/1 Fix non-linear memory mapping on MIPS
Fix the non-linear memory mapping done via remap_file_pages() -- it didn't
work on any MIPS CPU because the page offset was clashing with _PAGE_FILE and some other page protection bits which should have been left zeros for this kind of pages.
The patch has been tested on MIPS32, MIPS64, and Alchemy CPUs, only
R3000/TX3927 part hasn't been tested for the lack of time...
include/asm-mips/pgtable-32.h +27 -17
@@ -177,16 +177,19 @@ pfn_pte(unsigned long pfn, pgprot_t prot ((swp_entry_t ) { ((type) <<10 ) | ((offset) <<15 ) })/* -* Bits 0, 1, 2, 9 and 10 are taken, split up the 27 bits of offset +* Bits 0, 3, 4, 8, and 9 are taken, split up 27 bits of offset * into this range: */#define PTE_FILE_MAX_BITS 27 -#define pte_to_pgoff (_pte) \ - ((((_pte).pte >> 3) & 0x3f ) + (((_pte).pte >> 11) << 8 )) - -#define pgoff_to_pte (off) \ - ((pte_t) { (((off) & 0x3f) << 3) + (((off) >> 8) << 11) + _PAGE_FILE }) +#define pte_to_pgoff (_pte) ((((_pte).pte >> 1 ) & 0x03) | \ + (((_pte).pte >> 3 ) & 0x1c) | \ + (((_pte).pte >> 10) << 5 )) + +#define pgoff_to_pte (off) ((pte_t) { (((off) & 0x03) << 1 ) | \ + (((off) & 0x1c) << 3 ) | \ + (((off) >> 5 ) << 10) | \ + _PAGE_FILE })#else
@@ -196,24 +199,31 @@ pfn_pte(unsigned long pfn, pgprot_t prot#define __swp_entry (type,offset) \ ((swp_entry_t) { ((type) << 8) | ((offset) << 13) }) +#if defined(CONFIG_64BIT_PHYS_ADDR ) && defined(CONFIG_CPU_MIPS32 )/* -* Bits 0, 1, 2, 7 and 8 are taken, split up the 27 bits of offset +* Bits 0 and 1 of pte_high are taken, split up 30 bits of offset * into this range: */ -#define PTE_FILE_MAX_BITS 27 +#define PTE_FILE_MAX_BITS 30 -#if defined(CONFIG_64BIT_PHYS_ADDR ) && defined(CONFIG_CPU_MIPS32_R1 ) -/* fixme */ -#define pte_to_pgoff (_pte) (((_pte).pte_high >> 6) + ((_pte).pte_high & 0x3f)) -#define pgoff_to_pte (off) \ - ((pte_t){(((off) & 0x3f) + ((off) << 6) + _PAGE_FILE)}) +#define pte_to_pgoff (_pte) ((_pte).pte_high >> 2) +#define pgoff_to_pte (off) ((pte_t) { _PAGE_FILE, (off) << 2 })#else -#define pte_to_pgoff (_pte) \ - ((((_pte).pte >> 3) & 0x1f ) + (((_pte).pte >> 9) << 6 )) +/* +* Bits 0, 3, 4, 6, and 7 are taken, split up 27 bits of offset +* into this range: +*/ +#define PTE_FILE_MAX_BITS 27 -#define pgoff_to_pte (off) \ - ((pte_t) { (((off) & 0x1f) << 3) + (((off) >> 6) << 9) + _PAGE_FILE }) +#define pte_to_pgoff (_pte) ((((_pte).pte >> 1) & 0x3) | \ + (((_pte).pte >> 3) & 0x4) | \ + (((_pte).pte >> 8) << 3)) + +#define pgoff_to_pte (off) ((pte_t) { (((off) & 0x3) << 1) | \ + (((off) & 0x4) << 3) | \ + (((off) >> 3 ) << 8) | \ + _PAGE_FILE })#endif #endif
include/asm-mips/pgtable-64.h +5 -8
@@ -224,15 +224,12 @@ static inline pte_t mk_swap_pte(unsigned#define __swp_entry_to_pte (x) ((pte_t) { (x).val })/* -* Bits 0, 1, 2, 7 and 8 are taken, split up the 32 bits of offset -* into this range: +* Bits 0, 3, 4, 6, and 7 are taken. Let's leave bits 1, 2, and 5 alone +* to make things easier, and only use the upper 56 bits for the page offset... */ -#define PTE_FILE_MAX_BITS 32 +#define PTE_FILE_MAX_BITS 56 -#define pte_to_pgoff (_pte) \ - ((((_pte).pte >> 3) & 0x1f ) + (((_pte).pte >> 9) << 6 )) - -#define pgoff_to_pte (off) \ - ((pte_t) { (((off) & 0x1f) << 3) + (((off) >> 6) << 9) + _PAGE_FILE }) +#define pte_to_pgoff (_pte) ((_pte).pte >> 8) +#define pgoff_to_pte (off) ((pte_t) { ((off) << 8) | _PAGE_FILE })#endif /* _ASM_PGTABLE_64_H */
Hello.
Quoted 2 lines · Sergei Shtylyov
Fix the non-linear memory mapping done via
remap_file_pages()-- it
didn't work on any MIPS CPU because the page offset was clashing with_PAGE_FILEand some other page protection bits which should have been left zeros for this kind of pages.
Actally, _PAGE_ACCESSED which as we initially thought needed preserving,
should be usable as well, so I'll repost the patch that implements 28-bit page offsets for R3k and MIPS32 shortly...
Quoted 2 lines
The patch has been tested on MIPS32, MIPS64, and Alchemy CPUs, only
R3000/TX3927 part hasn't been tested for the lack of time...
WBR, Sergei
PATCH 1/1 Fix non-linear memory mapping on MIPS (take 2)
In reply to Sergei Shtylyov Fix the non-linear memory mapping done via remap_file_pages() -- it didn't
work on any MIPS CPU because the page offset clashing with _PAGE_FILE and some other page protection bits which should have been left zeros for this kind of pages.
The patch has been tested on MIPS32, MIPS64, and Alchemy CPUs, only
R3000/TX3927 part hasn't been tested for the lack of time...
include/asm-mips/pgtable-32.h +27 -20
@@ -177,16 +177,18 @@ pfn_pte(unsigned long pfn, pgprot_t prot ((swp_entry_t ) { ((type) <<10 ) | ((offset) <<15 ) })/* -* Bits 0, 1, 2, 9 and 10 are taken, split up the 27 bits of offset -* into this range: +* Bits 0, 4, 8, and 9 are taken, split up 28 bits of offset into this range: */ -#define PTE_FILE_MAX_BITS 27 +#define PTE_FILE_MAX_BITS 28 -#define pte_to_pgoff (_pte) \ - ((((_pte).pte >> 3) & 0x3f ) + (((_pte).pte >> 11) << 8 )) - -#define pgoff_to_pte (off) \ - ((pte_t) { (((off) & 0x3f) << 3) + (((off) >> 8) << 11) + _PAGE_FILE }) +#define pte_to_pgoff (_pte) ((((_pte).pte >> 1 ) & 0x07) | \ + (((_pte).pte >> 2 ) & 0x38) | \ + (((_pte).pte >> 10) << 6 )) + +#define pgoff_to_pte (off) ((pte_t) { (((off) & 0x07) << 1 ) | \ + (((off) & 0x38) << 2 ) | \ + (((off) >> 6 ) << 10) | \ + _PAGE_FILE })#else
@@ -203,24 +205,29 @@ pfn_pte(unsigned long pfn, pgprot_t prot ((swp_entry_t) { ((type) << 8) | ((offset) << 13) })#endif /* defined(CONFIG_64BIT_PHYS_ADDR) && defined(CONFIG_CPU_MIPS32) */ +#if defined(CONFIG_64BIT_PHYS_ADDR ) && defined(CONFIG_CPU_MIPS32 )/* -* Bits 0, 1, 2, 7 and 8 are taken, split up the 27 bits of offset -* into this range: +* Bits 0 and 1 of pte_high are taken, use the rest for the page offset... */ -#define PTE_FILE_MAX_BITS 27 +#define PTE_FILE_MAX_BITS 30 -#if defined(CONFIG_64BIT_PHYS_ADDR ) && defined(CONFIG_CPU_MIPS32_R1 ) -/* fixme */ -#define pte_to_pgoff (_pte) (((_pte).pte_high >> 6) + ((_pte).pte_high & 0x3f)) -#define pgoff_to_pte (off) \ - ((pte_t){(((off) & 0x3f) + ((off) << 6) + _PAGE_FILE)}) +#define pte_to_pgoff (_pte) ((_pte).pte_high >> 2) +#define pgoff_to_pte (off) ((pte_t) { _PAGE_FILE, (off) << 2 })#else -#define pte_to_pgoff (_pte) \ - ((((_pte).pte >> 3) & 0x1f ) + (((_pte).pte >> 9) << 6 )) +/* +* Bits 0, 4, 6, and 7 are taken, split up 28 bits of offset into this range: +*/ +#define PTE_FILE_MAX_BITS 28 -#define pgoff_to_pte (off) \ - ((pte_t) { (((off) & 0x1f) << 3) + (((off) >> 6) << 9) + _PAGE_FILE }) +#define pte_to_pgoff (_pte) ((((_pte).pte >> 1) & 0x7) | \ + (((_pte).pte >> 2) & 0x8) | \ + (((_pte).pte >> 8) << 4)) + +#define pgoff_to_pte (off) ((pte_t) { (((off) & 0x7) << 1) | \ + (((off) & 0x8) << 2) | \ + (((off) >> 4) << 8) | \ + _PAGE_FILE })#endif #endif
include/asm-mips/pgtable-64.h +5 -8
@@ -224,15 +224,12 @@ static inline pte_t mk_swap_pte(unsigned#define __swp_entry_to_pte (x) ((pte_t) { (x).val })/* -* Bits 0, 1, 2, 7 and 8 are taken, split up the 32 bits of offset -* into this range: +* Bits 0, 4, 6, and 7 are taken. Let's leave bits 1, 2, 3, and 5 alone to +* make things easier, and only use the upper 56 bits for the page offset... */ -#define PTE_FILE_MAX_BITS 32 +#define PTE_FILE_MAX_BITS 56 -#define pte_to_pgoff (_pte) \ - ((((_pte).pte >> 3) & 0x1f ) + (((_pte).pte >> 9) << 6 )) - -#define pgoff_to_pte (off) \ - ((pte_t) { (((off) & 0x1f) << 3) + (((off) >> 6) << 9) + _PAGE_FILE }) +#define pte_to_pgoff (_pte) ((_pte).pte >> 8) +#define pgoff_to_pte (off) ((pte_t) { ((off) << 8) | _PAGE_FILE })#endif /* _ASM_PGTABLE_64_H */