Update <asm/addrspace.h> header
- Fix traditional KSEG names
- Fix PHYSADDR
Signed-off-by Shinya Kuribayashi <[email protected]>
---
board/gth2/gth2.c | 2 - board/incaip/incaip.c | 2 - board/purple/purple.c | 14 ++-- board/tb0229/vr4131-pci.c | 56 +++++++------- cpu/mips/cache.S | 6 +- include/asm-mips/addrspace.h | 167 +++++++++++++++++++++++++++++++----------- include/asm-mips/io.h | 4 + 7 files changed, 167 insertions(+), 84 deletions(-)
board/gth2/gth2.c +1 -1
@@ -36,7 +36,7 @@ static int wdi_status = 0;#define SDRAM_SIZE ((64*1024*1024)-(12*4096)) -#define SERIAL_LOG_BUFFER KSEG1ADDR(SDRAM_SIZE + (8*4096)) +#define SERIAL_LOG_BUFFER CKSEG1ADDR(SDRAM_SIZE + (8*4096))void inline log_serial_char (char c){char *serial_log_buffer = (char *)SERIAL_LOG_BUFFER ;
board/incaip/incaip.c +1 -1
@@ -63,7 +63,7 @@ long int initdram(int board_type)/* Can't probe for RAM size unless we are running from Flash. */ -if (PHYSADDR (our_address) <PHYSADDR (PHYS_FLASH_1 )) +if (CPHYSADDR (our_address) <CPHYSADDR (PHYS_FLASH_1 )) {return max_sdram_size (); }
board/purple/purple.c +7 -7
@@ -85,16 +85,16 @@ static void sdram_timing_init (ulong size)while (p4 <32 && done ==0 ) {WRITE_MC_IOGP_1 ; -for (addr =KSEG1 +0x4000 ; - addr <KSEG1ADDR (size); +for (addr =CKSEG1 +0x4000 ; + addr <CKSEG1ADDR (size); addr = addr +4 ) { *(uint *) addr =0xaa55aa55 ; } pass =1 ; -for (addr =KSEG1 +0x4000 ; - addr <KSEG1ADDR (size) && pass ==1 ; +for (addr =CKSEG1 +0x4000 ; + addr <CKSEG1ADDR (size) && pass ==1 ; addr = addr +4 ) {if (*(uint *) addr !=0xaa55aa55 ) pass =0 ;
@@ -138,7 +138,7 @@ long int initdram(int board_type)ulong size = (1 << (rows + cols)) * (1 << (dw -1 )) *CFG_NB ;void (* sdram_init) (ulong ); - sdram_init = (void (*)(ulong ))KSEG0ADDR (&sdram_timing_init); + sdram_init = (void (*)(ulong ))CKSEG0ADDR (&sdram_timing_init);sdram_init (0x10000 );
@@ -260,14 +260,14 @@ void copy_code (ulong dest_addr)/* flush caches */ - start =KSEG0 ; + start =CKSEG0 ; end = start +CFG_DCACHE_SIZE ;while (start < end) {cache_unroll (start,Index_Writeback_Inv_D); start +=CFG_CACHELINE_SIZE ; } - start =KSEG0 ; + start =CKSEG0 ; end = start +CFG_ICACHE_SIZE ;while (start < end) {cache_unroll (start,Index_Invalidate_I);
board/tb0229/vr4131-pci.c +28 -28
62 lines not on this page · raw message
cpu/mips/cache.S +3 -3
@@ -40,7 +40,7 @@ */ #define MIPS_MAX_CACHE_SIZE 0x10000 -#define INDEX_BASE KSEG0 +#define INDEX_BASE CKSEG0 .macro cache_op op addr .set push
@@ -218,7 +218,7 @@ NESTED(mips_cache_reset, 0, ra) /* * Now clear that much memory starting from zero. */ - PTR_LI a0, KSEG1 + PTR_LI a0, CKSEG1 PTR_ADDU a1, a0, v0 2: PTR_ADDIU a0, 64 f_fill64 a0, -64, zero
@@ -318,7 +318,7 @@ LEAF(dcache_enable) .globl mips_cache_lock .ent mips_cache_lock mips_cache_lock: - li a1, K0BASE - CACHE_LOCK_SIZE + li a1, CKSEG0 - CACHE_LOCK_SIZE addu a0, a1 li a2, CACHE_LOCK_SIZE li a3, CFG_CACHELINE_SIZE
include/asm-mips/addrspace.h +125 -42
197 lines not on this page · raw message
include/asm-mips/io.h +2 -2
@@ -120,7 +120,7 @@ static inline void set_io_port_base(unsigned long base)*/ extern inline unsigned long virt_to_phys (volatile void * address) { -return PHYSADDR (address); +return CPHYSADDR (address); }extern inline void *phys_to_virt (unsigned long address)
@@ -133,7 +133,7 @@ extern inline void * phys_to_virt(unsigned long address)*/ extern inline unsigned long virt_to_bus (volatile void * address) { -return PHYSADDR (address); +return CPHYSADDR (address); }extern inline void *bus_to_virt (unsigned long address)
PATCH v2 1/1 Update <asm/addrspace.h> header
v2: drivers/net/inca-ip_sw.c: Fix build errors caused by CPHYSADDR
================>
[MIPS] Update <asm/addrspace.h> header
From: Shinya Kuribayashi <[email protected]>
- Fix traditional KSEG names
- Replace PHYSADDR with CPHYSADDR
Signed-off-by Shinya Kuribayashi <[email protected]>
---
board/gth2/gth2.c | 2 - board/incaip/incaip.c | 2 - board/purple/purple.c | 14 ++-- board/tb0229/vr4131-pci.c | 56 +++++++------- cpu/mips/cache.S | 6 +- drivers/net/inca-ip_sw.c | 28 ++++--- include/asm-mips/addrspace.h | 167 +++++++++++++++++++++++++++++++----------- include/asm-mips/io.h | 4 + 8 files changed, 181 insertions(+), 98 deletions(-)
board/gth2/gth2.c +1 -1
@@ -36,7 +36,7 @@ static int wdi_status = 0;#define SDRAM_SIZE ((64*1024*1024)-(12*4096)) -#define SERIAL_LOG_BUFFER KSEG1ADDR(SDRAM_SIZE + (8*4096)) +#define SERIAL_LOG_BUFFER CKSEG1ADDR(SDRAM_SIZE + (8*4096))void inline log_serial_char (char c){char *serial_log_buffer = (char *)SERIAL_LOG_BUFFER ;
board/incaip/incaip.c +1 -1
@@ -63,7 +63,7 @@ long int initdram(int board_type)/* Can't probe for RAM size unless we are running from Flash. */ -if (PHYSADDR (our_address) <PHYSADDR (PHYS_FLASH_1 )) +if (CPHYSADDR (our_address) <CPHYSADDR (PHYS_FLASH_1 )) {return max_sdram_size (); }
board/purple/purple.c +7 -7
@@ -85,16 +85,16 @@ static void sdram_timing_init (ulong size)while (p4 <32 && done ==0 ) {WRITE_MC_IOGP_1 ; -for (addr =KSEG1 +0x4000 ; - addr <KSEG1ADDR (size); +for (addr =CKSEG1 +0x4000 ; + addr <CKSEG1ADDR (size); addr = addr +4 ) { *(uint *) addr =0xaa55aa55 ; } pass =1 ; -for (addr =KSEG1 +0x4000 ; - addr <KSEG1ADDR (size) && pass ==1 ; +for (addr =CKSEG1 +0x4000 ; + addr <CKSEG1ADDR (size) && pass ==1 ; addr = addr +4 ) {if (*(uint *) addr !=0xaa55aa55 ) pass =0 ;
@@ -138,7 +138,7 @@ long int initdram(int board_type)ulong size = (1 << (rows + cols)) * (1 << (dw -1 )) *CFG_NB ;void (* sdram_init) (ulong ); - sdram_init = (void (*)(ulong ))KSEG0ADDR (&sdram_timing_init); + sdram_init = (void (*)(ulong ))CKSEG0ADDR (&sdram_timing_init);sdram_init (0x10000 );
@@ -260,14 +260,14 @@ void copy_code (ulong dest_addr)/* flush caches */ - start =KSEG0 ; + start =CKSEG0 ; end = start +CFG_DCACHE_SIZE ;while (start < end) {cache_unroll (start,Index_Writeback_Inv_D); start +=CFG_CACHELINE_SIZE ; } - start =KSEG0 ; + start =CKSEG0 ; end = start +CFG_ICACHE_SIZE ;while (start < end) {cache_unroll (start,Index_Invalidate_I);
board/tb0229/vr4131-pci.c +28 -28
62 lines not on this page · raw message
cpu/mips/cache.S +3 -3
@@ -40,7 +40,7 @@ */ #define MIPS_MAX_CACHE_SIZE 0x10000 -#define INDEX_BASE KSEG0 +#define INDEX_BASE CKSEG0 .macro cache_op op addr .set push
@@ -218,7 +218,7 @@ NESTED(mips_cache_reset, 0, ra) /* * Now clear that much memory starting from zero. */ - PTR_LI a0, KSEG1 + PTR_LI a0, CKSEG1 PTR_ADDU a1, a0, v0 2: PTR_ADDIU a0, 64 f_fill64 a0, -64, zero
@@ -318,7 +318,7 @@ LEAF(dcache_enable) .globl mips_cache_lock .ent mips_cache_lock mips_cache_lock: - li a1, K0BASE - CACHE_LOCK_SIZE + li a1, CKSEG0 - CACHE_LOCK_SIZE addu a0, a1 li a2, CACHE_LOCK_SIZE li a3, CFG_CACHELINE_SIZE
drivers/net/inca-ip_sw.c +14 -14
@@ -234,7 +234,7 @@ static int inca_switch_init(struct eth_device *dev, bd_t * bis)/* Initialize the descriptor rings. */ for (i =0 ; i <NUM_RX_DESC ; i++) { -inca_rx_descriptor_t * rx_desc =KSEG1ADDR (&rx_ring[i]); +inca_rx_descriptor_t * rx_desc = (inca_rx_descriptor_t *)CKSEG1ADDR (&rx_ring[i]);memset (rx_desc,0 ,sizeof (rx_ring[i]));/* Set maximum size of receive buffer.
@@ -252,14 +252,14 @@ static int inca_switch_init(struct eth_device *dev, bd_t * bis)/* Let the last descriptor point to the first * one. */ - rx_desc->nextRxDescPtr =KSEG1ADDR ((u32 )rx_ring); + rx_desc->nextRxDescPtr = (u32 )CKSEG1ADDR (rx_ring); }else {/* Set the address of the next descriptor. */ - rx_desc->nextRxDescPtr = (u32 )KSEG1ADDR (&rx_ring[i+1 ]); + rx_desc->nextRxDescPtr = (u32 )CKSEG1ADDR (&rx_ring[i+1 ]); } - rx_desc->RxDataPtr = (u32 )KSEG1ADDR (NetRxPackets[i]); + rx_desc->RxDataPtr = (u32 )CKSEG1ADDR (NetRxPackets[i]); }#if 0
@@ -268,7 +268,7 @@ static int inca_switch_init(struct eth_device *dev, bd_t * bis)#endif for (i =0 ; i <NUM_TX_DESC ; i++) { -inca_tx_descriptor_t * tx_desc =KSEG1ADDR (&tx_ring[i]); +inca_tx_descriptor_t * tx_desc = (inca_tx_descriptor_t *)CKSEG1ADDR (&tx_ring[i]);memset (tx_desc,0 ,sizeof (tx_ring[i]));
@@ -282,11 +282,11 @@ static int inca_switch_init(struct eth_device *dev, bd_t * bis)/* Let the last descriptor point to the * first one. */ - tx_desc->nextTxDescPtr =KSEG1ADDR ((u32 )tx_ring); + tx_desc->nextTxDescPtr = (u32 )CKSEG1ADDR (tx_ring); }else {/* Set the address of the next descriptor. */ - tx_desc->nextTxDescPtr = (u32 )KSEG1ADDR (&tx_ring[i+1 ]); + tx_desc->nextTxDescPtr = (u32 )CKSEG1ADDR (&tx_ring[i+1 ]); } }
@@ -346,7 +346,7 @@ static int inca_switch_send(struct eth_device *dev, volatile void *packet, int lint res =-1 ;u32 command;u32 regValue; -inca_tx_descriptor_t * tx_desc =KSEG1ADDR (&tx_ring[tx_new]); +inca_tx_descriptor_t * tx_desc = (inca_tx_descriptor_t *)CKSEG1ADDR (&tx_ring[tx_new]);#if 0 printf ("Entered inca_switch_send()\n" );
@@ -365,7 +365,7 @@ static int inca_switch_send(struct eth_device *dev, volatile void *packet, int l }if (tx_old_hold >=0 ) { -KSEG1ADDR (&tx_ring[tx_old_hold])->params.field.HOLD =1 ; + ((inca_tx_descriptor_t *)CKSEG1ADDR (&tx_ring[tx_old_hold]))->params.field.HOLD =1 ; } tx_old_hold = tx_hold;
@@ -376,7 +376,7 @@ static int inca_switch_send(struct eth_device *dev, volatile void *packet, int l tx_desc->TxDataPtr = (u32 )packet; tx_desc->params.field.NBA = length; -KSEG1ADDR (&tx_ring[tx_hold])->params.field.HOLD =0 ; + ((inca_tx_descriptor_t *)CKSEG1ADDR (&tx_ring[tx_hold]))->params.field.HOLD =0 ; tx_hold = tx_new; tx_new = (tx_new +1 ) %NUM_TX_DESC ;
@@ -397,7 +397,7 @@ static int inca_switch_send(struct eth_device *dev, volatile void *packet, int lDMA_WRITE_REG (INCA_IP_DMA_DMA_TXCCR0 , regValue);#if 1 -for (i =0 ;KSEG1ADDR (&tx_ring[tx_hold])->C ==0 ; i++) { +for (i =0 ; ((inca_tx_descriptor_t *)CKSEG1ADDR (&tx_ring[tx_hold]))->C ==0 ; i++) {if (i >=TOUT_LOOP ) {printf ("%s: tx buffer not ready\n" , dev->name); goto Done;
@@ -423,7 +423,7 @@ static int inca_switch_recv(struct eth_device *dev)#endif for (;;) { - rx_desc =KSEG1ADDR (&rx_ring[rx_new]); + rx_desc = (inca_rx_descriptor_t *)CKSEG1ADDR (&rx_ring[rx_new]);if (rx_desc->status.field.C ==0 ) {break ;
@@ -456,7 +456,7 @@ static int inca_switch_recv(struct eth_device *dev)#if 0 printf ("Received %d bytes\n" , length);#endif -NetReceive ((void *)KSEG1ADDR (NetRxPackets[rx_new]), length -4 ); +NetReceive ((void *)CKSEG1ADDR (NetRxPackets[rx_new]), length -4 ); }else {#if 1 printf ("Zero length!!!\n" );
@@ -464,7 +464,7 @@ static int inca_switch_recv(struct eth_device *dev) } -KSEG1ADDR (&rx_ring[rx_hold])->params.field.HOLD =0 ; + ((inca_rx_descriptor_t *)CKSEG1ADDR (&rx_ring[rx_hold]))->params.field.HOLD =0 ; rx_hold = rx_new;
include/asm-mips/addrspace.h +125 -42
197 lines not on this page · raw message
include/asm-mips/io.h +2 -2
@@ -120,7 +120,7 @@ static inline void set_io_port_base(unsigned long base)*/ extern inline unsigned long virt_to_phys (volatile void * address) { -return PHYSADDR (address); +return CPHYSADDR (address); }extern inline void *phys_to_virt (unsigned long address)
@@ -133,7 +133,7 @@ extern inline void * phys_to_virt(unsigned long address)*/ extern inline unsigned long virt_to_bus (volatile void * address) { -return PHYSADDR (address); +return CPHYSADDR (address); }extern inline void *bus_to_virt (unsigned long address)