EXYNOS: definitions of system resgister and power management registers.
Subsystems (2)
PATCH v2 1/7 EXYNOS: definitions of system resgister and power management registers.
This is definitions of system registers and power mananagement registers for EXYNOS SoC.
Signed-off-by Donghwa Lee <[email protected]>
Signed-off-by Kyungmin Park <[email protected]>
Signed-off-by Inki Dae <[email protected]>
--- arch/arm/cpu/armv7/exynos/Makefile | 2 +- arch/arm/cpu/armv7/exynos/power.c | 54 +++++++++++++++++++++++++++++ arch/arm/cpu/armv7/exynos/system.c | 48 +++++++++++++++++++++++++ arch/arm/include/asm/arch-exynos/cpu.h | 5 +++ arch/arm/include/asm/arch-exynos/power.h | 6 +++ arch/arm/include/asm/arch-exynos/system.h | 53 ++++++++++++++++++++++++++++ 6 files changed, 167 insertions(+), 1 deletions(-) create mode 100644 arch/arm/cpu/armv7/exynos/power.c create mode 100644 arch/arm/cpu/armv7/exynos/system.c create mode 100644 arch/arm/include/asm/arch-exynos/system.h
arch/arm/cpu/armv7/exynos/Makefile +1 -1
@@ -22,7 +22,7 @@ include $(TOPDIR)/config.mk LIB = $(obj)lib$(SOC).o -COBJS += clock.o soc.o +COBJS += clock.o power.o soc.o system.o SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c) OBJS := $(addprefix $(obj),$(COBJS) $(SOBJS))
arch/arm/cpu/armv7/exynos/power.c new file +54 -0
54 lines not on this page · raw message
arch/arm/cpu/armv7/exynos/system.c new file +48 -0
48 lines not on this page · raw message
arch/arm/include/asm/arch-exynos/cpu.h +5 -0
@@ -29,6 +29,7 @@/* EXYNOS4 */ #define EXYNOS4_GPIO_PART3_BASE 0x03860000#define EXYNOS4_PRO_ID 0x10000000 +#define EXYNOS4_SYSREG_BASE 0x10010000#define EXYNOS4_POWER_BASE 0x10020000#define EXYNOS4_SWRESET 0x10020400#define EXYNOS4_CLOCK_BASE 0x10030000
@@ -40,6 +41,7 @@#define EXYNOS4_GPIO_PART2_BASE 0x11000000#define EXYNOS4_GPIO_PART1_BASE 0x11400000#define EXYNOS4_FIMD_BASE 0x11C00000 +#define EXYNOS4_MIPI_DSIM_BASE 0x11C80000#define EXYNOS4_USBOTG_BASE 0x12480000#define EXYNOS4_MMC_BASE 0x12510000#define EXYNOS4_SROMC_BASE 0x12570000
@@ -65,6 +67,7 @@#define EXYNOS5_GPIO_PART3_BASE 0x10D10000#define EXYNOS5_DMC_CTRL_BASE 0x10DD0000#define EXYNOS5_GPIO_PART1_BASE 0x11400000 +#define EXYNOS5_MIPI_DSIM_BASE 0x11D00000#define EXYNOS5_MMC_BASE 0x12200000#define EXYNOS5_SROMC_BASE 0x12250000#define EXYNOS5_USBOTG_BASE 0x12480000
@@ -127,7 +130,9 @@ static inline unsigned int samsung_get_base_##device(void) \ SAMSUNG_BASE(adc, ADC_BASE) SAMSUNG_BASE(clock, CLOCK_BASE) +SAMSUNG_BASE(sysreg, SYSREG_BASE) SAMSUNG_BASE(fimd, FIMD_BASE) +SAMSUNG_BASE(mipi_dsim, MIPI_DSIM_BASE) SAMSUNG_BASE(gpio_part1, GPIO_PART1_BASE) SAMSUNG_BASE(gpio_part2, GPIO_PART2_BASE)SAMSUNG_BASE (gpio_part3,GPIO_PART3_BASE )
arch/arm/include/asm/arch-exynos/power.h +6 -0
@@ -227,4 +227,10 @@ struct exynos4_power { };#endif /* __ASSEMBLY__ */ +void set_mipi_phy_ctrl (unsigned int dev_index,unsigned int enable); + +#define EXYNOS_MIPI_PHY_ENABLE (1 << 0) +#define EXYNOS_MIPI_PHY_SRESETN (1 << 1) +#define EXYNOS_MIPI_PHY_MRESETN (1 << 2) +#endif
arch/arm/include/asm/arch-exynos/system.h new file +53 -0
53 lines not on this page · raw message
Signature · 1 line
1.7.4.1