Skip to contentSkip to conversation

Patch 3

PATCH In review Andi Kleen 1 participant 1 message May 2, 2018 x86

lore
Share & tools
lore

Andi Kleen

author
#0 lore raw

PATCH 3/6 Patch 3

The L1TF workaround doesn't make any attempt to mitigate speculate accesses to the first physical page for zeroed PTEs. Normally it only contains some data from the early real mode BIOS.

I couldn't convince myself we always reserve the first page in all configurations, so add an extra reservation call to make sure it is really reserved. In most configurations (e.g. with the standard reservations) it's likely a nop.

---
 arch/x86/kernel/setup.c | 3 +++
 1 file changed, 3 insertions(+)
arch/x86/kernel/setup.c +3 -0
index 6285697b6e56..fadbd41094d2 100644
@@ -817,6 +817,9 @@ void __init setup_arch(char **cmdline_p)
 	memblock_reserve(__pa_symbol(_text),
 			 (unsigned long)__bss_stop - (unsigned long)_text);
 
+	/* Make sure page 0 is always reserved */
+	memblock_reserve(0, PAGE_SIZE);
+
 	early_reserve_initrd();
 
 	/*
Signature · 1 line
2.15.0