qemu-riscv
3,770 threads 44,157 messages Latest
About Archive
- Archive
- lore.kernel.org/qemu-riscv
Show bot threadsBotsLatest activityActivityNewest threadsNewMost repliesRepliesMost participantsPeople
- target/riscv/kvm: Limit SBI DBCN transfers to 4 KiB In review 1 reply
- hw/riscv/server_platform_ref: Fix mtimer frequency In review 1 reply
- target/riscv: Add Zvdota/Zvbdota families of dot-product extensions In review 78 replies
- target/riscv: raise access fault for Zicbom MMIO-like accesses In review 2 replies
- target/riscv/tcg: clear itrigger_enabled during trigger_reset_hold() In review 2 replies
- hw/riscv: iommu: Support automatic PTE A/D updates In review 7 replies
- riscv: AIA: Add in-kernel irqchips save and restore function support Superseded 8 replies
- hw/intc/aplic: Fix msicfgaddrH in split mode New 0 replies
- hw/riscv: add RPMI support for server reference platform New 0 replies
- riscv: add initial RPMI virt support New 0 replies
- Add the RCPU to Tenstorrent Atlantis In review 1 reply
- riscv: AIA: Add in-kernel irqchips save and restore function support Applied 5 replies
- target/riscv: Fix icount trigger exception PC In review 2 replies
- hw/riscv: describe only the PLIC contexts that exist Applied 8 replies
- hw/riscv, target/riscv: initial e-trace support In review 16 replies
- RISC-V TCG PMU correctness fixes In review 2 replies
- target/riscv: Fix incorrect MMU_USER_IDX value Applied 3 replies
- target/riscv/kvm: Add SBI STA register sync and migration support Applied 3 replies
- tcg/riscv64: Fix vector constant matching for logical ops In review 7 replies
- target/riscv/kvm: Handle SBI console backend failures Applied 2 replies
- hw/intc/aplic: Fix msicfgaddrH in split mode Superseded 3 replies
- target/riscv: change mstatus bits for read-only if S ou U unsupported In review 1 reply
- target/riscv: raise access fault for Zicbom MMIO-like accesses Superseded 0 replies
- target/riscv: raise access fault for Zicbom MMIO-like accesses Applied 5 replies
- hw/riscv: Restore Microchip PolarFire SoC Icicle Kit firmware boot In review 6 replies
- target/riscv/tcg: clear itrigger_enabled during trigger_reset_hold() Superseded 0 replies
- hw/riscv: Synchronize IOMMU FCTL state after MMIO writes In review 1 reply
- Fix 'version' arg of VMSTATE_PTIMER In review 3 replies
- Mark user creatable devices for secure for virt use case In review 28 replies
- Mark user creatable devices for secure for virt use case Superseded 52 replies
- target/riscv: fix exception PC for WFI In review 6 replies
- target/riscv: report WRS.NTO opcode in tval on illegal instruction In review 1 reply
- target/riscv: use gen_goto_tb for vsetvli New 0 replies
- target/riscv: Use gen_goto_tb() for vsetivli exits Applied 5 replies
- target/riscv: fix WPRI handling in mhpmevent CSRs In review 2 replies
- target/riscv: change mstatus bits for read-only if S ou U unsupported Superseded 1 reply
- Allow using KVM UAPI headers for mixed architectures In review 2 replies
- hw/riscv: add RPMI support for server reference platform Superseded 2 replies
- target/riscv: write mstatus.GVA on every trap into M-mode In review 2 replies
- target/riscv: check G-stage write permission for VS-stage A/D updates Applied 6 replies
- riscv: implement Ssqosid extension and CBQRI controllers In review 2 replies
- target/riscv: Implement Smsdid and Smmpt extension In review 12 replies
- target/riscv: Apply pointer masking to SSPUSH/SSPOPCHK In review 2 replies
- target/riscv: Apply pointer masking to SSPUSH/SSPOPCHK In review 3 replies
- target/riscv: use gen_goto_tb for vsetvli Superseded 2 replies
- RISC-V Sspesa: QEMU model support In review 2 replies
- target/riscv: Add support for RISC-V P extension In review 2 replies
- Register accel-$cpu_type for all targets In review 3 replies
- buildsys: Replace some deprecated sprintf() In review 13 replies
- target/riscv: Correct undefined behaviors in x-rv128 New 0 replies