Skip to contentSkip to conversation

arm64: dts: ipq6018: Add a few device nodes

PATCH Superseded Sivaprakash Murugesan 2 participants 2 messages Feb 19, 2020

Subsystems (3)

v1 of 2 Superseded Latest is v2 →

lore
Share & tools
lore
#0 lore raw

PATCH 1/1 arm64: dts: ipq6018: Add a few device nodes

add i2c, spi, crypto, rng, watchdog, peripheral nodes, also add support for wcss Q6 remoteproc driver and enable hw mutex, smem, mailbox, smp2p and rpmsg drivers

---
This patch depends on Sricharan's ipq60xx dts patch
https://patchwork.kernel.org/patch/11340681/

 arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts |  34 ++++
 arch/arm64/boot/dts/qcom/ipq6018.dtsi        | 228 +++++++++++++++++++++++++++
 2 files changed, 262 insertions(+)
arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts +34 -0
index 897b4b2..b31117a 100644
@@ -28,3 +28,37 @@
 	pinctrl-names = "default";
 	status = "ok";
 };
+
+&i2c_1 {
+	pinctrl-0 = <&i2c_1_pins>;
+	pinctrl-names = "default";
+	status = "ok";
+};
+
+&spi_0 {
+	cs-select = <0>;
+	status = "ok";
+
+	m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0>;
+		compatible = "n25q128a11";
+		spi-max-frequency = <50000000>;
+	};
+};
+
+&tlmm {
+	i2c_1_pins: i2c-1-pins {
+		pins = "gpio42", "gpio43";
+		function = "blsp2_i2c";
+		drive-strength = <8>;
+	};
+
+	spi_0_pins: spi-0-pins {
+		pins = "gpio38", "gpio39", "gpio40", "gpio41";
+		function = "blsp0_spi";
+		drive-strength = <8>;
+		bias-pull-down;
+	};
+};
arch/arm64/boot/dts/qcom/ipq6018.dtsi +228 -0

275 lines not on this page · raw message

Signature · 1 line
2.7.4
#1 lore raw

Quoting Sivaprakash Murugesan (2020-02-18 22:27:35)

arch/arm64/boot/dts/qcom/ipq6018.dtsi line 124

Quoted 9 lines
arch/arm64/boot/dts/qcom/ipq6018.dtsi +1 -0
index 0fb44e5..5d4dfb8 100644
@@ -98,6 +121,36 @@
                dma-ranges;
                compatible = "simple-bus";
 
+               rng: qrng@e1000 {

prng@e3000?

Quoted 18 lines
arch/arm64/boot/dts/qcom/ipq6018.dtsi +17 -0
+                       compatible = "qcom,prng-ee";
+                       reg = <0xe3000 0x1000>;
+                       clocks = <&gcc GCC_PRNG_AHB_CLK>;
+                       clock-names = "core";
+               };
+
+               cryptobam: dma@704000 {
+                       compatible = "qcom,bam-v1.7.0";
+                       reg = <0x00704000 0x20000>;
+                       interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>;
+                       clocks = <&gcc GCC_CRYPTO_AHB_CLK>;
+                       clock-names = "bam_clk";
+                       #dma-cells = <1>;
+                       qcom,ee = <1>;
+                       qcom,controlled-remotely = <1>;
+                       qcom,config-pipe-trust-reg = <0>;
+               };

arch/arm64/boot/dts/qcom/ipq6018.dtsi line 284

Quoted 6 lines
arch/arm64/boot/dts/qcom/ipq6018.dtsi +3 -0
@@ -146,6 +279,21 @@
                        interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
                };
 
+               watchdog@b017000 {
+                       compatible = "qcom,kpss-wdt";
+                       interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;

This isn't a rising edge interrupt?

Quoted 16 lines
arch/arm64/boot/dts/qcom/ipq6018.dtsi +12 -0
+                       reg = <0x0b017000 0x40>;
+                       clocks = <&sleep_clk>;
+                       timeout-sec = <10>;
+               };
+
+               apcs_glb: mailbox@b111000 {
+                       compatible = "qcom,ipq8074-apcs-apps-global";
+                       reg = <0x0b111000 0xc>;
+
+                       #mbox-cells = <1>;
+               };
+
                timer {
                        compatible = "arm,armv8-timer";
                        interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

arch/arm64/boot/dts/qcom/ipq6018.dtsi line 364

Quoted 4 lines
arch/arm64/boot/dts/qcom/ipq6018.dtsi +1 -0
@@ -213,5 +361,85 @@
                        };
                };
 
+               q6v5_wcss: q6v5_wcss@cd00000 {

remoteproc@cd00000?

Quoted 5 lines
arch/arm64/boot/dts/qcom/ipq6018.dtsi +5 -0
+                       compatible = "qcom,ipq8074-wcss-pil";
+                       reg = <0x0cd00000 0x4040>,
+                               <0x004ab000 0x20>;
+                       reg-names = "qdsp6",
+                                   "rmb";

[...]

Quoted 4 lines
arch/arm64/boot/dts/qcom/ipq6018.dtsi +4 -0
+                       glink-edge {
+                               interrupts = <GIC_SPI 321 IRQ_TYPE_EDGE_RISING>;
+                               qcom,remote-pid = <1>;
+                               mboxes = <&apcs_glb 8>;

arch/arm64/boot/dts/qcom/ipq6018.dtsi line 416

Quoted 10 lines
arch/arm64/boot/dts/qcom/ipq6018.dtsi +10 -0
+
+                               rpm_requests {
+                                       qcom,glink-channels = "IPCRTR";
+                               };
+                       };
+               };
+
+       };
+
+       tcsr_mutex: tcsr-mutex {

hwlock?

Quoted 5 lines
arch/arm64/boot/dts/qcom/ipq6018.dtsi +5 -0
+               compatible = "qcom,tcsr-mutex";
+               syscon = <&tcsr_mutex_regs 0 0x80>;
+               #hwlock-cells = <1>;
+       };
+