Add SDRAM ECC support for Stratix10
Get series with b4
b4 am [email protected]Versions newest first · linked by author and title
- v2 Latest3 patches 0 repliesNew
- v13 patches 0 repliesSuperseded
Patches in v2 No applies recorded yet
| # | Subject and files | Size | Replies | Applied |
|---|---|---|---|---|
| 1/3 | Documentation: dt: socfpga: Add Stratix10 ECC Manager bindingDocumentation/ | +35 | 1 reply | |
| 2/3 | edac: altera: Add support for Stratix10 SDRAM EDACdrivers/ drivers/ drivers/ | +555 | 0 replies | |
| 3/3 | arm64: dts: stratix10: add sdram eccarch/ | +12 | 5 replies |
Reviews trailers per patch
2 of 3 patches have a Reviewed-by or Acked-by.
| Patch | Rob Herring | Dinh Nguyen |
|---|---|---|
| 1/3 | R-b | |
| 2/3 | ||
| 3/3 | A-b |
Trailers given in replies are filled; those carried in the patches from earlier versions are outlined with dashes.
Cover letter [PATCHv2 0/3] Add SDRAM ECC support for Stratix10
From: Thor Thayer <[email protected]>
The Intel Stratix10 platform is an ARM64 but still has many register definitions that are similar to the Arria10. One significant difference is the Stratix10 Secure Monitor handles registers that may be shared by guest OSes at a different exception level. Register access is through an ARM SMC call. Currently, SMC handling is implemented in Stratix10 U-Boot.
Thor Thayer (3):
Documentation: dt: socfpga: Add Stratix10 ECC Manager binding
edac: altera: Add support for Stratix10 SDRAM EDAC
arm64: dts: stratix10: add sdram ecc
.../bindings/arm/altera/socfpga-eccmgr.txt | 35 ++ arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi | 12 + drivers/edac/Kconfig | 2 +- drivers/edac/altera_edac.c | 455 ++++++++++++++++++++- drivers/edac/altera_edac.h | 126 +++++- 5 files changed, 602 insertions(+), 28 deletions(-)
Signature · 1 line
2.7.4