Skip to content

Add code to determine the L2 cache size on Sibyte 1250/112x processors.

Andrew Sharp linux-mips 1 version In review

Get series with b4
b4 am [email protected]

Versions newest first

  1. v1 Latest1 patch 2 repliesIn review

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/1Add code to determine the L2 cache size on Sibyte 1250/112x processors.arch/mips/mm/c-sb1.c include/asm-mips/sibyte/sb1250_l2c.h+74 -02 replies

Reviews trailers per patch

No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.

Read the v1 thread