drivers/ddr/altera: Add the DDR controller driver for SoCFPGA
Get series with b4
b4 am [email protected]Versions newest first · linked by author and title
- v4 Latest posting 11/110 of 3 patches 0 repliesNew
- v4 posting 10/110 of 3 patches 0 repliesSuperseded
- v4 posting 9/110 of 3 patches 0 repliesSuperseded
Earlier versions · 9
| Version | Posted | Patches | Replies | Status |
|---|---|---|---|---|
| v4 posting 8/11 | 0 of 3 patches | 0 replies | Superseded | |
| v4 posting 7/11 | 0 of 3 patches | 0 replies | Superseded | |
| v4 posting 6/11 | 0 of 3 patches | 0 replies | Superseded | |
| v4 posting 5/11 | 0 of 3 patches | 0 replies | Superseded | |
| v4 posting 4/11 | 0 of 3 patches | 0 replies | Superseded | |
| v4 posting 3/11 | 0 of 3 patches | 0 replies | Superseded | |
| v4 posting 2/11 | 0 of 3 patches | 0 replies | Superseded | |
| v4 posting 1/11 | 0 of 3 patches | 0 replies | Superseded | |
| v1 | 0 of 2 patches | 0 replies | Superseded |
Patches in v4 posting 11/11 No applies recorded yet
None of the 3 patches the cover letter announces are in this archive.
Reviews trailers per patch
No Reviewed-by, Acked-by or Tested-by trailers for v4 yet.
Cover letter [U-Boot] [PATCHv4 0/3] drivers/ddr/altera: Add the DDR controller driver for SoCFPGA
On Thursday, July 23, 2015 at 08:29:42 PM, Dinh Nguyen wrote:
[...]
Quoted 19 lines
Quoted 11 lines
Quoted 10 lines
BTW, I tested out our your branch, but I think I'm missing a step as where to put the SPL DTB?
U-Boot SPL 2015.07-rc3-00100-ga2e2da6 (Jul 21 2015 - 17:15:54)
drivers/ddr/altera/sequencer.c: Preparing to start memory calibrationdrivers/ddr/altera/sequencer.c: CALIBRATION PASSEDdrivers/ddr/altera/sequencer.c: Calibration complete Missing DTB
### ERROR ### Please RESET the board ###Quoted 3 lines
Do:
make u-boot-with-spl-dtb.sfp
Does your updated branch still work for you on the SoCKit? I'm hitting the dreaded "CALIBRATION FAILED" on all my boards here, the devkit, SoCKit and the new Atlas SoCKit.
Quoted 6 lines
U-Boot SPL 2015.07-00293-ga6f4805 (Jul 23 2015 - 11:18:51)
drivers/ddr/altera/sequencer.c: Preparing to start memory calibrationdrivers/ddr/altera/sequencer.c: CALIBRATION FAILEDdrivers/ddr/altera/sequencer.c: Calibration complete
SDRAM calibration failed.
### ERROR ### Please RESET the board ###
Hi!
You probably need the use different DRAM config for the sockit (I do use different ones, generated from Quartus). I pushed my SoCkit hacks to [1] (u-boot-socfpga / vip/sockit). This is tested last time today, so it should work for you.
Also, notice the topmost patch [2]. You can ignore (and drop) the delay in spl.c , that's a hack I use to make it wait until my USB catches up after cold reset of the sockit. The change to timer.c is something that's baffling me -- without this change I also get calibration failure, but I didn't find out why yet.
To make it ever weirder, if I use gcc 5.0.x , I do NOT get the calibration failure even WITHOUT this patch ; if I use gcc 4.8.4 (ELDK 5.6.1rc), I do get calibration failure failure ; if I use gcc 4.7.x (ELDK 5.5.x) and the gcc from ELDK 5.4.x (I don't remember the version), I do get calibration failure failure. I am even starting to suspect compiler bugs here, but I don't want to draw hasty conclusions yet.
btw. where can I get the atlas kit ? it seems out of stock everywhere :(
[1] http://git.denx.de/?p=u-boot/u-boot-
socfpga.git;a=shortlog;h=refs/heads/vip/sockit
[2] http://git.denx.de/?p=u-boot/u-boot-
socfpga.git;a=commit;h=a8fd1c256c24eea79aad0079dbdf4db0593070e0
Best regards,
Marek Vasut