Skip to content

MIPS: Hardware watch register support for gdb (version 4).

David Daney linux-mips lkml 1 version In review

Get series with b4
b4 am [email protected]

Versions newest first

  1. v1 Latest6 patches 2 repliesIn review

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/6MIPS: Add HARDWARE_WATCHPOINTS configure option.arch/mips/Kconfig+7 -00 replies
2/6MIPS: Add HARDWARE_WATCHPOINTS definitions and support code.arch/mips/kernel/Makefile arch/mips/kernel/watch.c include/asm-mips/cpu-info.h +3 more+249 -12 replies
3/6MIPS: Probe watch registers and report configuration.arch/mips/kernel/cpu-probe.c arch/mips/kernel/proc.c+9 -20 replies
4/6MIPS: Watch exception handling for HARDWARE_WATCHPOINTS.arch/mips/kernel/genex.S arch/mips/kernel/traps.c+13 -50 replies
5/6MIPS: Scheduler support for HARDWARE_WATCHPOINTS.include/asm-mips/system.h+2 -00 replies
6/6MIPS: Ptrace support for HARDWARE_WATCHPOINTSarch/mips/kernel/ptrace.c arch/mips/kernel/ptrace32.c include/asm-mips/ptrace.h+152 -10 replies

Reviews trailers per patch

No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.

Read the v1 thread

Cover letter [Patch 0/6] MIPS: Hardware watch register support for gdb (version 4).

Esteemed kernel hackers,

To follow is my forth pass at MIPS watch register support.

This version has been tested on:

* MIPS 4KEc (mips32) with a single set of watch registers watchhi not reporting I, R, and W conditions.

* MIPS 4KEc (mips32r2) with four sets of watch registers.

* R5000 SGI O2 (mips4 64bit) with no watch register support.

The patches are against 2.6.27-rc6

To use the patch you will need a suitably patched version of gdb. The patch against the HEAD of gdb's cvs can be found here:

http://sourceware.org/ml/gdb-patches/2008-09/msg00230.html

The previous version of this patch is here:
http://www.linux-mips.org/cgi-bin/mesg.cgi?a=linux-mips&i=48B71ADD.601%40avtrex.com

The main changes from the previous version are as follows...

* The characteristics of each watch register set are communicated via ptrace because according to the mips32 reference, each set can have different masks and I, R, W bit support. Previously only the characteristics of the first set were returned.

* The alignment of the structures passed via ptrace are explicitly specified as various versions of gcc align 64-bit objects differently.

Six patches to follow.

Thanks
David Daney

Read the cover letter in its thread