Skip to content

Clean up CP0 hwrena code in traps.c

David Daney linux-mips 1 version In review

Get series with b4
b4 am [email protected]

Versions newest first

  1. v1 Latest2 patches 1 replyIn review

Patches in v1 No applies recorded yet

#Subject and filesSizeRepliesApplied
1/2MIPS: Allow CPU specific overriding of CP0 hwrena impl bits.arch/mips/include/asm/cpu-features.h arch/mips/kernel/traps.c+5 -10 replies
2/2MIPS: Move Cavium CP0 hwrena impl bits to cpu-feature-overrides.harch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h arch/mips/kernel/traps.c+1 -40 replies

Reviews trailers per patch

No Reviewed-by, Acked-by or Tested-by trailers for v1 yet.

Read the v1 thread

Cover letter [PATCH 0/2] Clean up CP0 hwrena code in traps.c

There is an ugly #ifdef CONFIG_CPU_CAVIUM_OCTEON in the middle of traps.c. We can get rid of it if we add a cpu feature for implementation dependent hwrena bits. The first patch adds the feature macro and the second removes the #ifdef by setting the feature for Octeon.

I will reply with the two patches.

David Daney (2):
MIPS: Allow CPU specific overriding of CP0 hwrena impl bits.
MIPS: Move Cavium CP0 hwrena impl bits to cpu-feature-overrides.h

arch/mips/include/asm/cpu-features.h               |    4 ++++
.../asm/mach-cavium-octeon/cpu-feature-overrides.h |    1 +
arch/mips/kernel/traps.c                           |    6 +-----
3 files changed, 6 insertions(+), 5 deletions(-)