Skip to contentSkip to conversation

MAINTAINERS: add microchip polarfire soc support

PATCH Superseded [email protected] 2 participants 4 messages Dec 1, 2020 – Dec 2, 2020 RISC-V

v2 of 9 Superseded Latest is v9 →

lore
Share & tools
lore
#0 lore raw

PATCH v2 5/5 MAINTAINERS: add microchip polarfire soc support

From: Conor Dooley <[email protected]>

Add Cyril Jean and Lewis Hanly as maintainers for the Microchip SoC directory

---
 MAINTAINERS | 9 +++++++++
 1 file changed, 9 insertions(+)
MAINTAINERS +9 -0
index 2daa6ee673f7..2241bdac4816 100644
@@ -14989,6 +14989,15 @@ F:	arch/riscv/
 N:	riscv
 K:	riscv
 
+RISC-V/MICROCHIP POLARFIRE SOC SUPPORT
+M:	Lewis Hanly <[email protected]>
+M:	Cyril Jean <[email protected]>
+L:	[email protected]
+S:	Supported
+F:	drivers/mailbox/mailbox-mpfs.c
+F:	drivers/soc/microchip/
+F:	include/soc/microchip/mpfs.h
+
 RNBD BLOCK DRIVERS
 M:	Danil Kipnis <[email protected]>
 M:	Jack Wang <[email protected]>
Signature · 7 lines
2.17.1


_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv
#1 lore raw
Quoted 7 lines · On Tue, Dec 1, 2020 at 3:03 AM <[email protected]> wrote:

From: Conor Dooley <[email protected]>

Add Cyril Jean and Lewis Hanly as maintainers for the Microchip SoC directory

I think this patch will make more sense in my basic SoC support patch. Can I include this patch in my series as is?

Quoted 32 lines
---
 MAINTAINERS | 9 +++++++++
 1 file changed, 9 insertions(+)
MAINTAINERS +9 -1
index 2daa6ee673f7..2241bdac4816 100644
@@ -14989,6 +14989,15 @@ F:     arch/riscv/
 N:     riscv
 K:     riscv
 
+RISC-V/MICROCHIP POLARFIRE SOC SUPPORT
+M:     Lewis Hanly <[email protected]>
+M:     Cyril Jean <[email protected]>
+L:     [email protected]
+S:     Supported
+F:     drivers/mailbox/mailbox-mpfs.c
+F:     drivers/soc/microchip/
+F:     include/soc/microchip/mpfs.h
+
 RNBD BLOCK DRIVERS
 M:     Danil Kipnis <[email protected]>
 M:     Jack Wang <[email protected]>
--

2.17.1

_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv

Signature · 7 lines
Regards,
Atish

_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv
#2 lore raw
Quoted 11 lines · Atish Patra

EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe

Quoted 6 lines · On Tue, Dec 1, 2020 at 3:03 AM <[email protected]> wrote:

From: Conor Dooley <[email protected]>

Add Cyril Jean and Lewis Hanly as maintainers for the Microchip SoC directory

I think this patch will make more sense in my basic SoC support patch. Can I include this patch in my series as is?

Eh sure, I don't mind.

Should it be split and I add the mailbox entry in my series & you do the rest?

Quoted 39 lines
Quoted 29 lines
---
 MAINTAINERS | 9 +++++++++
 1 file changed, 9 insertions(+)
MAINTAINERS +9 -1
index 2daa6ee673f7..2241bdac4816 100644
@@ -14989,6 +14989,15 @@ F:     arch/riscv/
 N:     riscv
 K:     riscv
 
+RISC-V/MICROCHIP POLARFIRE SOC SUPPORT
+M:     Lewis Hanly <[email protected]>
+M:     Cyril Jean <[email protected]>
+L:     [email protected]
+S:     Supported
+F:     drivers/mailbox/mailbox-mpfs.c
+F:     drivers/soc/microchip/
+F:     include/soc/microchip/mpfs.h
+
 RNBD BLOCK DRIVERS
 M:     Danil Kipnis <[email protected]>
 M:     Jack Wang <[email protected]>
--

2.17.1

Quoted 4 lines

_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv

--
Regards,
Atish

Quoted 4 lines

_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv

_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv

#3 lore raw
Quoted 10 lines · On Wed, Dec 2, 2020 at 1:13 AM <[email protected]> wrote:
Quoted 8 lines · Atish Patra

EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe

Quoted 5 lines · On Tue, Dec 1, 2020 at 3:03 AM <[email protected]> wrote:

From: Conor Dooley <[email protected]>

Add Cyril Jean and Lewis Hanly as maintainers for the Microchip SoC directory

Quoted 8 lines
Quoted 3 lines
Quoted 1 line

I think this patch will make more sense in my basic SoC support patch. Can I include this patch in my series as is?

Eh sure, I don't mind.

Should it be split and I add the mailbox entry in my series & you do the rest?

Yeah. That's even better.

Quoted 45 lines
Quoted 43 lines
Quoted 29 lines
---
 MAINTAINERS | 9 +++++++++
 1 file changed, 9 insertions(+)
MAINTAINERS +9 -1
index 2daa6ee673f7..2241bdac4816 100644
@@ -14989,6 +14989,15 @@ F:     arch/riscv/
 N:     riscv
 K:     riscv
 
+RISC-V/MICROCHIP POLARFIRE SOC SUPPORT
+M:     Lewis Hanly <[email protected]>
+M:     Cyril Jean <[email protected]>
+L:     [email protected]
+S:     Supported
+F:     drivers/mailbox/mailbox-mpfs.c
+F:     drivers/soc/microchip/
+F:     include/soc/microchip/mpfs.h
+
 RNBD BLOCK DRIVERS
 M:     Danil Kipnis <[email protected]>
 M:     Jack Wang <[email protected]>
--

2.17.1

Quoted 4 lines

_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv

--
Regards,
Atish

_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv

Signature · 2 lines
Regards,
Atish