Skip to contentSkip to conversation

arm64: qcom: sa8155-adp: enable the high-speed UART for GNSS

PATCH Applied Bartosz Golaszewski 2 participants 4 messages Mar 9, 2023 – Mar 15, 2023

Subsystems (3)
Device tree bindings Arm Qualcomm mailing list Arm Qualcomm support
lore
Share & tools
lore

Bartosz Golaszewski

author
#0 lore raw

cover arm64: qcom: sa8155-adp: enable the high-speed UART for GNSS

From: Bartosz Golaszewski <[email protected]>

Add the relevant QUPv3 node to SoC dtsi and enable it in the board dts for sa8155p-adp.

Bartosz Golaszewski (2):
arm64: dts: sm8150: add the QUPv3 high-speed UART node
arm64: dts: qcom: sa8155p-adp: enable the GNSS high-speed UART

 arch/arm64/boot/dts/qcom/sa8155p-adp.dts |  5 +++++
 arch/arm64/boot/dts/qcom/sm8150.dtsi     | 21 +++++++++++++++++++++
 2 files changed, 26 insertions(+)
Signature · 1 line
2.37.2
author
#1 lore raw

PATCH 1/2 arm64: dts: sm8150: add the QUPv3 high-speed UART node

From: Bartosz Golaszewski <[email protected]>

Add the high-speed UART node to the dtsi for sm8150.

Signed-off-by Bartosz Golaszewski <[email protected]>
---
 arch/arm64/boot/dts/qcom/sm8150.dtsi | 21 +++++++++++++++++++++
 1 file changed, 21 insertions(+)
arch/arm64/boot/dts/qcom/sm8150.dtsi +21 -0
index 13e0ce828606..cd0351a33516 100644
@@ -1334,6 +1334,20 @@ spi9: spi@a84000 {
 				status = "disabled";
 			};
 
+			uart9: serial@a8c000 {
+				compatible = "qcom,geni-uart";
+				reg = <0x0 0x00a84000 0x0 0x4000>;
+				reg-names = "se";
+				clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
+				clock-names = "se";
+				pinctrl-0 = <&qup_uart9_default>;
+				pinctrl-names = "default";
+				interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				status = "disabled";
+			};
+
 			i2c10: i2c@a88000 {
 				compatible = "qcom,geni-i2c";
 				reg = <0 0x00a88000 0 0x4000>;

@@ -2425,6 +2439,13 @@ qup_spi9_default: qup-spi9-default-state {
 				bias-disable;
 			};
 
+			qup_uart9_default: qup-uart9-default-state {
+				pins = "gpio41", "gpio42";
+				function = "qup9";
+				drive-strength = <2>;
+				bias-disable;
+			};
+
 			qup_i2c10_default: qup-i2c10-default-state {
 				pins = "gpio9", "gpio10";
 				function = "qup10";
Signature · 1 line
2.37.2
author
#2 lore raw

PATCH 2/2 arm64: dts: qcom: sa8155p-adp: enable the GNSS high-speed UART

In reply to Bartosz Golaszewski

From: Bartosz Golaszewski <[email protected]>

Enable the high-speed UART port that's connected to the GNSS controller on the board.

Signed-off-by Bartosz Golaszewski <[email protected]>
---
 arch/arm64/boot/dts/qcom/sa8155p-adp.dts | 5 +++++
 1 file changed, 5 insertions(+)
arch/arm64/boot/dts/qcom/sa8155p-adp.dts +5 -0
index 459384ec8f23..339fea522509 100644
@@ -17,6 +17,7 @@ / {
 
 	aliases {
 		serial0 = &uart2;
+		serial1 = &uart9;
 	};
 
 	chosen {

@@ -400,6 +401,10 @@ &uart2 {
 	status = "okay";
 };
 
+&uart9 {
+	status = "okay";
+};
+
 &ufs_mem_hc {
 	status = "okay";
Signature · 1 line
2.37.2
maintainer Applied
#3 lore raw
In reply to Bartosz Golaszewski
Quoted 10 lines · Bartosz Golaszewski

From: Bartosz Golaszewski <[email protected]>

Add the relevant QUPv3 node to SoC dtsi and enable it in the board dts for sa8155p-adp.

Bartosz Golaszewski (2):
arm64: dts: sm8150: add the QUPv3 high-speed UART node
arm64: dts: qcom: sa8155p-adp: enable the GNSS high-speed UART

[...]

Applied, thanks!

[1/2] arm64: dts: sm8150: add the QUPv3 high-speed UART node

      commit: 10d900a834da29cf753f1e45f66982e322a177c1
[2/2] arm64: dts: qcom: sa8155p-adp: enable the GNSS high-speed UART
      commit: d97ba0b040b1aee7c2a7a7155b7752413a965d1f

Best regards,

Signature · 1 line
Bjorn Andersson <[email protected]>