Guest LBR Enabling
Subsystems (4)
v6 cover Guest LBR Enabling
Last Branch Recording (LBR) is a performance monitor unit (PMU) feature on Intel CPUs that captures branch related info. This patch series enables this feature to KVM guests.
Here is a conclusion of the fundamental methods that we use:
1) the LBR feature is enabled per guest via QEMU setting of KVM_CAP_X86_GUEST_LBR;
2) the LBR stack is passed through to the guest for direct accesses after the guest's first access to any of the lbr related MSRs;
3) the host will help save/resotre the LBR stack when the vCPU is scheduled out/in.
ChangeLog:
- perf/x86:
- Patch 7:
- define "no counter" as a new PERF_EV cap and keep it used in the kernel, instead of esposing it in the user ABI (if defined in perf_event_attr)
- add a new API, perf_event_create, which can be used to create a perf event without counter assignment (e.g. a perf event simply to get the perf core's help of switching lbr stack on thread switching, please see patch 8)
- KVM/vPMU:
- Patch 8: use perf_event_create to create a perf event without the need of a perf counter
- Patch 12: set the GLOBAL_STATUS_COUNTERS_FROZEN bit when injecting a vPMI.
previous:
https://lkml.org/lkml/2019/2/14/210
Like Xu (1):
KVM/x86/vPMU: Add APIs to support host save/restore the guest lbr
stack
Wei Wang (11):
perf/x86: fix the variable type of the LBR MSRs perf/x86: add a function to get the lbr stack KVM/x86: KVM_CAP_X86_GUEST_LBR
KVM/x86: intel_pmu_lbr_enable
KVM/x86/vPMU: tweak kvm_pmu_get_msr
KVM/x86: expose MSR_IA32_PERF_CAPABILITIES to the guest perf/x86: no counter allocation support perf/x86: save/restore LBR_SELECT on vCPU switching KVM/x86/lbr: lazy save the guest lbr stack KVM/x86: remove the common handling of the debugctl msr KVM/VMX/vPMU: support to report GLOBAL_STATUS_LBRS_FROZEN
arch/x86/events/core.c | 12 ++ arch/x86/events/intel/lbr.c | 43 ++++- arch/x86/events/perf_event.h | 6 +- arch/x86/include/asm/kvm_host.h | 5 + arch/x86/include/asm/perf_event.h | 16 ++ arch/x86/kvm/cpuid.c | 2 +- arch/x86/kvm/cpuid.h | 8 + arch/x86/kvm/pmu.c | 29 ++- arch/x86/kvm/pmu.h | 12 +- arch/x86/kvm/pmu_amd.c | 7 +- arch/x86/kvm/vmx/pmu_intel.c | 397 +++++++++++++++++++++++++++++++++++++- arch/x86/kvm/vmx/vmx.c | 4 +- arch/x86/kvm/vmx/vmx.h | 2 + arch/x86/kvm/x86.c | 32 +-- include/linux/perf_event.h | 13 ++ include/uapi/linux/kvm.h | 1 + kernel/events/core.c | 37 ++-- 17 files changed, 574 insertions(+), 52 deletions(-)
Signature · 1 line
2.7.4
PATCH v6 1/12 perf/x86: fix the variable type of the LBR MSRs
The MSR variable type can be "unsigned int", which uses less memory than the longer unsigned long. The lbr nr won't be a negative number, so make it "unsigned int" as well.
Suggested-by Peter Zijlstra <[email protected]>
Signed-off-by Wei Wang <[email protected]>
Cc Peter Zijlstra <[email protected]>
Cc Andi Kleen <[email protected]>
--- arch/x86/events/perf_event.h | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-)
arch/x86/events/perf_event.h +2 -2
@@ -682,8 +682,8 @@ struct x86_pmu {/* * Intel LBR */ -unsigned long lbr_tos, lbr_from, lbr_to;/* MSR base regs */ -int lbr_nr;/* hardware stack size */ +unsigned int lbr_tos, lbr_from, lbr_to, + lbr_nr;/* lbr stack and size */ u64 lbr_sel_mask;/* LBR_SELECT valid bits */ const int *lbr_sel_map;/* lbr_select mappings */ bool lbr_double_abort;/* duplicated lbr aborts */
Signature · 1 line
2.7.4
PATCH v6 2/12 perf/x86: add a function to get the lbr stack
In reply to Wei WangThe LBR stack MSRs are architecturally specific. The perf subsystem has already assigned the abstracted MSR values based on the CPU architecture.
This patch enables a caller outside the perf subsystem to get the LBR stack info. This is useful for hyperviosrs to prepare the lbr feature for the guest.
Signed-off-by Wei Wang <[email protected]>
Cc Paolo Bonzini <[email protected]>
Cc Andi Kleen <[email protected]>
Cc Peter Zijlstra <[email protected]>
--- arch/x86/events/intel/lbr.c | 23 +++++++++++++++++++++++ arch/x86/include/asm/perf_event.h | 14 ++++++++++++++ 2 files changed, 37 insertions(+)
arch/x86/events/intel/lbr.c +23 -0
@@ -1311,3 +1311,26 @@ void intel_pmu_lbr_init_knl(void)if (x86_pmu.intel_cap.lbr_format ==LBR_FORMAT_LIP ) x86_pmu.intel_cap.lbr_format =LBR_FORMAT_EIP_FLAGS ; } + +/** +* x86_perf_get_lbr_stack - get the lbr stack related MSRs +* +* @stack: the caller's memory to get the lbr stack +* +* Returns: 0 indicates that the lbr stack has been successfully obtained. +*/ +int x86_perf_get_lbr_stack (struct x86_perf_lbr_stack *stack) +{ + stack->nr = x86_pmu.lbr_nr; + stack->tos = x86_pmu.lbr_tos; + stack->from = x86_pmu.lbr_from; + stack->to = x86_pmu.lbr_to; + +if (x86_pmu.intel_cap.lbr_format ==LBR_FORMAT_INFO ) + stack->info =MSR_LBR_INFO_0 ; +else + stack->info =0 ; + +return 0 ; +} +EXPORT_SYMBOL_GPL (x86_perf_get_lbr_stack);
arch/x86/include/asm/perf_event.h +14 -0
@@ -318,7 +318,16 @@ struct perf_guest_switch_msr {u64 host, guest; }; +struct x86_perf_lbr_stack { +unsigned int nr; +unsigned int tos; +unsigned int from; +unsigned int to; +unsigned int info; +}; +extern struct perf_guest_switch_msr *perf_guest_get_msrs (int *nr); +extern int x86_perf_get_lbr_stack (struct x86_perf_lbr_stack *stack);extern void perf_get_x86_pmu_capability (struct x86_pmu_capability *cap);extern void perf_check_microcode (void );extern int x86_perf_rdpmc_index (struct perf_event *event);
@@ -329,6 +338,11 @@ static inline struct perf_guest_switch_msr *perf_guest_get_msrs(int *nr)return NULL ; } +static inline int x86_perf_get_lbr_stack (struct x86_perf_lbr_stack *stack) +{ +return -1 ; +} +static inline void perf_get_x86_pmu_capability (struct x86_pmu_capability *cap) {memset (cap,0 ,sizeof (*cap));
Signature · 1 line
2.7.4
PATCH v6 3/12 KVM/x86: KVM_CAP_X86_GUEST_LBR
In reply to Wei WangIntroduce KVM_CAP_X86_GUEST_LBR to allow per-VM enabling of the guest lbr feature.
Signed-off-by Wei Wang <[email protected]>
Cc Paolo Bonzini <[email protected]>
Cc Andi Kleen <[email protected]>
Cc Peter Zijlstra <[email protected]>
--- arch/x86/include/asm/kvm_host.h | 2 ++ arch/x86/kvm/x86.c | 14 ++++++++++++++ include/uapi/linux/kvm.h | 1 + 3 files changed, 17 insertions(+)
arch/x86/include/asm/kvm_host.h +2 -0
@@ -874,6 +874,7 @@ struct kvm_arch {atomic_t vapics_in_nmi_mode;struct mutex apic_map_lock;struct kvm_apic_map *apic_map; +struct x86_perf_lbr_stack lbr_stack;bool apic_access_page_done;
@@ -882,6 +883,7 @@ struct kvm_arch {bool mwait_in_guest;bool hlt_in_guest;bool pause_in_guest; +bool lbr_in_guest;unsigned long irq_sources_bitmap;s64 kvmclock_offset;
arch/x86/kvm/x86.c +14 -0
@@ -3089,6 +3089,7 @@ int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext)case KVM_CAP_GET_MSR_FEATURES :case KVM_CAP_MSR_PLATFORM_INFO :case KVM_CAP_EXCEPTION_PAYLOAD : +case KVM_CAP_X86_GUEST_LBR : r =1 ;break ;case KVM_CAP_SYNC_REGS :
@@ -4622,6 +4623,19 @@ int kvm_vm_ioctl_enable_cap(struct kvm *kvm, kvm->arch.exception_payload_enabled = cap->args[0 ]; r =0 ;break ; +case KVM_CAP_X86_GUEST_LBR : + r = -EINVAL ; +if (cap->args[0 ] && +x86_perf_get_lbr_stack (&kvm->arch.lbr_stack)) +break ; + +if (copy_to_user ((void __user *)cap->args[1 ], + &kvm->arch.lbr_stack, +sizeof (struct x86_perf_lbr_stack ))) +break ; + kvm->arch.lbr_in_guest = cap->args[0 ]; + r =0 ; +break ;default : r = -EINVAL ;break ;
include/uapi/linux/kvm.h +1 -0
@@ -993,6 +993,7 @@ struct kvm_ppc_resize_hpt {#define KVM_CAP_ARM_SVE 170#define KVM_CAP_ARM_PTRAUTH_ADDRESS 171#define KVM_CAP_ARM_PTRAUTH_GENERIC 172 +#define KVM_CAP_X86_GUEST_LBR 173#ifdef KVM_CAP_IRQ_ROUTING
Signature · 1 line
2.7.4
PATCH v6 4/12 KVM/x86: intel_pmu_lbr_enable
In reply to Wei WangThe lbr stack is architecturally specific, for example, SKX has 32 lbr stack entries while HSW has 16 entries, so a HSW guest running on a SKX machine may not get accurate perf results. Currently, we forbid the guest lbr enabling when the guest and host see different lbr stack entries or the host and guest see different lbr stack msr indices.
Signed-off-by Wei Wang <[email protected]>
Cc Paolo Bonzini <[email protected]>
Cc Andi Kleen <[email protected]>
Cc Peter Zijlstra <[email protected]>
--- arch/x86/kvm/cpuid.h | 8 +++ arch/x86/kvm/pmu.c | 8 +++ arch/x86/kvm/pmu.h | 2 + arch/x86/kvm/vmx/pmu_intel.c | 136 +++++++++++++++++++++++++++++++++++++++++++ arch/x86/kvm/x86.c | 3 +- 5 files changed, 155 insertions(+), 2 deletions(-)
arch/x86/kvm/cpuid.h +8 -0
@@ -123,6 +123,14 @@ static inline bool guest_cpuid_is_amd(struct kvm_vcpu *vcpu)return best && best->ebx == X86EMUL_CPUID_VENDOR_AuthenticAMD_ebx; } +static inline bool guest_cpuid_is_intel (struct kvm_vcpu *vcpu) +{ +struct kvm_cpuid_entry2 *best; + + best =kvm_find_cpuid_entry (vcpu,0 ,0 ); +return best && best->ebx == X86EMUL_CPUID_VENDOR_GenuineIntel_ebx; +} +static inline int guest_cpuid_family (struct kvm_vcpu *vcpu) {struct kvm_cpuid_entry2 *best;
arch/x86/kvm/pmu.c +8 -0
@@ -299,6 +299,14 @@ int kvm_pmu_rdpmc(struct kvm_vcpu *vcpu, unsigned idx, u64 *data)return 0 ; } +bool kvm_pmu_lbr_enable (struct kvm_vcpu *vcpu) +{ +if (guest_cpuid_is_intel (vcpu)) +return kvm_x86_ops->pmu_ops->lbr_enable (vcpu); + +return false; +} +void kvm_pmu_deliver_pmi (struct kvm_vcpu *vcpu) {if (lapic_in_kernel (vcpu))
arch/x86/kvm/pmu.h +2 -0
@@ -29,6 +29,7 @@ struct kvm_pmu_ops { u64 *mask);int (*is_valid_msr_idx)(struct kvm_vcpu *vcpu,unsigned idx);bool (*is_valid_msr)(struct kvm_vcpu *vcpu,u32 msr); +bool (*lbr_enable)(struct kvm_vcpu *vcpu);int (*get_msr)(struct kvm_vcpu *vcpu,u32 msr,u64 *data);int (*set_msr)(struct kvm_vcpu *vcpu,struct msr_data *msr_info);void (*refresh)(struct kvm_vcpu *vcpu);
@@ -107,6 +108,7 @@ void reprogram_gp_counter(struct kvm_pmc *pmc, u64 eventsel);void reprogram_fixed_counter (struct kvm_pmc *pmc,u8 ctrl,int fixed_idx);void reprogram_counter (struct kvm_pmu *pmu,int pmc_idx); +bool kvm_pmu_lbr_enable (struct kvm_vcpu *vcpu);void kvm_pmu_deliver_pmi (struct kvm_vcpu *vcpu);void kvm_pmu_handle_event (struct kvm_vcpu *vcpu);int kvm_pmu_rdpmc (struct kvm_vcpu *vcpu,unsigned pmc,u64 *data);
arch/x86/kvm/vmx/pmu_intel.c +136 -0
154 lines not on this page · raw message
arch/x86/kvm/x86.c +1 -2
@@ -4625,8 +4625,7 @@ int kvm_vm_ioctl_enable_cap(struct kvm *kvm,break ;case KVM_CAP_X86_GUEST_LBR : r = -EINVAL ; -if (cap->args[0 ] && -x86_perf_get_lbr_stack (&kvm->arch.lbr_stack)) +if (cap->args[0 ] && !kvm_pmu_lbr_enable (kvm->vcpus[0 ]))break ; if (copy_to_user((void __user *)cap->args[1],
Signature · 1 line
2.7.4
PATCH v6 5/12 KVM/x86/vPMU: tweak kvm_pmu_get_msr
In reply to Wei WangThis patch changes kvm_pmu_get_msr to get the msr_data struct, because The host_initiated field from the struct could be used by get_msr. This also makes this API be consistent with kvm_pmu_set_msr.
Signed-off-by Wei Wang <[email protected]>
Cc Paolo Bonzini <[email protected]>
Cc Andi Kleen <[email protected]>
--- arch/x86/kvm/pmu.c | 4 ++-- arch/x86/kvm/pmu.h | 4 ++-- arch/x86/kvm/pmu_amd.c | 7 ++++--- arch/x86/kvm/vmx/pmu_intel.c | 19 +++++++++++-------- arch/x86/kvm/x86.c | 4 ++-- 5 files changed, 21 insertions(+), 17 deletions(-)
arch/x86/kvm/pmu.c +2 -2
@@ -318,9 +318,9 @@ bool kvm_pmu_is_valid_msr(struct kvm_vcpu *vcpu, u32 msr)return kvm_x86_ops->pmu_ops->is_valid_msr (vcpu, msr); } -int kvm_pmu_get_msr (struct kvm_vcpu *vcpu,u32 msr,u64 *data) +int kvm_pmu_get_msr (struct kvm_vcpu *vcpu,struct msr_data *msr_info) { -return kvm_x86_ops->pmu_ops->get_msr (vcpu, msr, data); +return kvm_x86_ops->pmu_ops->get_msr (vcpu, msr_info); }int kvm_pmu_set_msr (struct kvm_vcpu *vcpu,struct msr_data *msr_info)
arch/x86/kvm/pmu.h +2 -2
@@ -30,7 +30,7 @@ struct kvm_pmu_ops {int (*is_valid_msr_idx)(struct kvm_vcpu *vcpu,unsigned idx);bool (*is_valid_msr)(struct kvm_vcpu *vcpu,u32 msr);bool (*lbr_enable)(struct kvm_vcpu *vcpu); -int (*get_msr)(struct kvm_vcpu *vcpu,u32 msr,u64 *data); +int (*get_msr)(struct kvm_vcpu *vcpu,struct msr_data *msr_info);int (*set_msr)(struct kvm_vcpu *vcpu,struct msr_data *msr_info);void (*refresh)(struct kvm_vcpu *vcpu);void (*init)(struct kvm_vcpu *vcpu);
@@ -114,7 +114,7 @@ void kvm_pmu_handle_event(struct kvm_vcpu *vcpu);int kvm_pmu_rdpmc (struct kvm_vcpu *vcpu,unsigned pmc,u64 *data);int kvm_pmu_is_valid_msr_idx (struct kvm_vcpu *vcpu,unsigned idx);bool kvm_pmu_is_valid_msr (struct kvm_vcpu *vcpu,u32 msr); -int kvm_pmu_get_msr (struct kvm_vcpu *vcpu,u32 msr,u64 *data); +int kvm_pmu_get_msr (struct kvm_vcpu *vcpu,struct msr_data *msr_info);int kvm_pmu_set_msr (struct kvm_vcpu *vcpu,struct msr_data *msr_info);void kvm_pmu_refresh (struct kvm_vcpu *vcpu);void kvm_pmu_reset (struct kvm_vcpu *vcpu);
arch/x86/kvm/pmu_amd.c +4 -3
@@ -210,21 +210,22 @@ static bool amd_is_valid_msr(struct kvm_vcpu *vcpu, u32 msr)return ret; } -static int amd_pmu_get_msr (struct kvm_vcpu *vcpu,u32 msr,u64 *data) +static int amd_pmu_get_msr (struct kvm_vcpu *vcpu,struct msr_data *msr_info) {struct kvm_pmu *pmu =vcpu_to_pmu (vcpu);struct kvm_pmc *pmc; +u32 msr = msr_info->index;/* MSR_PERFCTRn */ pmc =get_gp_pmc_amd (pmu, msr,PMU_TYPE_COUNTER );if (pmc) { - *data =pmc_read_counter (pmc); + msr_info->data =pmc_read_counter (pmc);return 0 ; }/* MSR_EVNTSELn */ pmc =get_gp_pmc_amd (pmu, msr,PMU_TYPE_EVNTSEL );if (pmc) { - *data = pmc->eventsel; + msr_info->data = pmc->eventsel;return 0 ; }
arch/x86/kvm/vmx/pmu_intel.c +11 -8
@@ -300,35 +300,38 @@ static bool intel_pmu_lbr_enable(struct kvm_vcpu *vcpu)return true; } -static int intel_pmu_get_msr (struct kvm_vcpu *vcpu,u32 msr,u64 *data) +static int intel_pmu_get_msr (struct kvm_vcpu *vcpu,struct msr_data *msr_info) {struct kvm_pmu *pmu =vcpu_to_pmu (vcpu);struct kvm_pmc *pmc; +u32 msr = msr_info->index;switch (msr) {case MSR_CORE_PERF_FIXED_CTR_CTRL : - *data = pmu->fixed_ctr_ctrl; + msr_info->data = pmu->fixed_ctr_ctrl;return 0 ;case MSR_CORE_PERF_GLOBAL_STATUS : - *data = pmu->global_status; + msr_info->data = pmu->global_status;return 0 ;case MSR_CORE_PERF_GLOBAL_CTRL : - *data = pmu->global_ctrl; + msr_info->data = pmu->global_ctrl;return 0 ;case MSR_CORE_PERF_GLOBAL_OVF_CTRL : - *data = pmu->global_ovf_ctrl; + msr_info->data = pmu->global_ovf_ctrl;return 0 ;default :if ((pmc =get_gp_pmc (pmu, msr,MSR_IA32_PERFCTR0 ))) {u64 val =pmc_read_counter (pmc); - *data = val & pmu->counter_bitmask[KVM_PMC_GP ]; + msr_info->data = + val & pmu->counter_bitmask[KVM_PMC_GP ];return 0 ; }else if ((pmc =get_fixed_pmc (pmu, msr))) {u64 val =pmc_read_counter (pmc); - *data = val & pmu->counter_bitmask[KVM_PMC_FIXED ]; + msr_info->data = + val & pmu->counter_bitmask[KVM_PMC_FIXED ];return 0 ; }else if ((pmc =get_gp_pmc (pmu, msr,MSR_P6_EVNTSEL0 ))) { - *data = pmc->eventsel; + msr_info->data = pmc->eventsel;return 0 ; } }
arch/x86/kvm/x86.c +2 -2
@@ -2793,7 +2793,7 @@ int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info) case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR1: case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL1:if (kvm_pmu_is_valid_msr (vcpu, msr_info->index)) -return kvm_pmu_get_msr (vcpu, msr_info->index, &msr_info->data); +return kvm_pmu_get_msr (vcpu, msr_info); msr_info->data =0 ;break ;case MSR_IA32_UCODE_REV :
@@ -2945,7 +2945,7 @@ int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)break ;default :if (kvm_pmu_is_valid_msr (vcpu, msr_info->index)) -return kvm_pmu_get_msr (vcpu, msr_info->index, &msr_info->data); +return kvm_pmu_get_msr (vcpu, msr_info);if (!ignore_msrs) {vcpu_debug_ratelimited (vcpu,"unhandled rdmsr: 0x%x\n" , msr_info->index);
Signature · 1 line
2.7.4
PATCH v6 6/12 KVM/x86: expose MSR_IA32_PERF_CAPABILITIES to the guest
In reply to Wei WangBits [0, 5] of MSR_IA32_PERF_CAPABILITIES tell about the format of the addresses stored in the LBR stack. Expose those bits to the guest when the guest lbr feature is enabled.
Signed-off-by Wei Wang <[email protected]>
Cc Paolo Bonzini <[email protected]>
Cc Andi Kleen <[email protected]>
--- arch/x86/include/asm/perf_event.h | 2 ++ arch/x86/kvm/cpuid.c | 2 +- arch/x86/kvm/vmx/pmu_intel.c | 16 ++++++++++++++++ 3 files changed, 19 insertions(+), 1 deletion(-)
arch/x86/include/asm/perf_event.h +2 -0
@@ -95,6 +95,8 @@#define PEBS_DATACFG_LBRS BIT_ULL(3)#define PEBS_DATACFG_LBR_SHIFT 24 +#define X86_PERF_CAP_MASK_LBR_FMT 0x3f +/* * Intel "Architectural Performance Monitoring" CPUID * detection/enumeration details:
arch/x86/kvm/cpuid.c +1 -1
@@ -364,7 +364,7 @@ static inline int __do_cpuid_ent(struct kvm_cpuid_entry2 *entry, u32 function,F (XMM3 ) |F (PCLMULQDQ ) |0 /* DTES64, MONITOR */ |0 /* DS-CPL, VMX, SMX, EST */ |0 /* TM2 */ |F (SSSE3 ) |0 /* CNXT-ID */ |0 /* Reserved */ | -F (FMA ) |F (CX16 ) |0 /* xTPR Update, PDCM */ | +F (FMA ) |F (CX16 ) |0 /* xTPR Update*/ |F (PDCM ) |F (PCID ) |0 /* Reserved, DCA */ |F (XMM4_1 ) |F (XMM4_2 ) |F (X2APIC ) |F (MOVBE ) |F (POPCNT ) | 0 /* Reserved*/ | F(AES) | F(XSAVE) | 0 /* OSXSAVE */ | F(AVX) |
arch/x86/kvm/vmx/pmu_intel.c +16 -0
@@ -154,6 +154,7 @@ static bool intel_is_valid_msr(struct kvm_vcpu *vcpu, u32 msr)case MSR_CORE_PERF_GLOBAL_STATUS :case MSR_CORE_PERF_GLOBAL_CTRL :case MSR_CORE_PERF_GLOBAL_OVF_CTRL : +case MSR_IA32_PERF_CAPABILITIES : ret = pmu->version >1 ;break ;default :
@@ -319,6 +320,19 @@ static int intel_pmu_get_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info)case MSR_CORE_PERF_GLOBAL_OVF_CTRL : msr_info->data = pmu->global_ovf_ctrl;return 0 ; +case MSR_IA32_PERF_CAPABILITIES : { +u64 data; + +if (!boot_cpu_has (X86_FEATURE_PDCM ) || + (!msr_info->host_initiated && + !guest_cpuid_has (vcpu,X86_FEATURE_PDCM ))) +return 1 ; + data =native_read_msr (MSR_IA32_PERF_CAPABILITIES ); + msr_info->data =0 ; +if (vcpu->kvm->arch.lbr_in_guest) + msr_info->data |= (data &X86_PERF_CAP_MASK_LBR_FMT ); +return 0 ; + }default :if ((pmc =get_gp_pmc (pmu, msr,MSR_IA32_PERFCTR0 ))) {u64 val =pmc_read_counter (pmc);
@@ -377,6 +391,8 @@ static int intel_pmu_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info)return 0 ; }break ; +case MSR_IA32_PERF_CAPABILITIES : +return 1 ;/* RO MSR */ default :if ((pmc =get_gp_pmc (pmu, msr,MSR_IA32_PERFCTR0 ))) {if (msr_info->host_initiated)
Signature · 1 line
2.7.4
PATCH v6 7/12 perf/x86: no counter allocation support
In reply to Wei WangIn some cases, an event may be created without needing a counter allocation. For example, an lbr event may be created by the host only to help save/restore the lbr stack on the vCPU context switching.
This patch adds a new interface to allow users to create a perf event without the need of counter assignment.
Signed-off-by Wei Wang <[email protected]>
Cc Andi Kleen <[email protected]>
Cc Peter Zijlstra <[email protected]>
--- arch/x86/events/core.c | 12 ++++++++++++ include/linux/perf_event.h | 13 +++++++++++++ kernel/events/core.c | 37 +++++++++++++++++++++++++------------ 3 files changed, 50 insertions(+), 12 deletions(-)
arch/x86/events/core.c +12 -0
@@ -410,6 +410,9 @@ int x86_setup_perfctr(struct perf_event *event)struct hw_perf_event *hwc = &event->hw;u64 config; +if (is_no_counter_event (event)) +return 0 ; +if (!is_sampling_event (event)) { hwc->sample_period = x86_pmu.max_period; hwc->last_period = hwc->sample_period;
@@ -1248,6 +1251,12 @@ static int x86_pmu_add(struct perf_event *event, int flags) hwc = &event->hw; n0 = cpuc->n_events; + +if (is_no_counter_event (event)) { + n = n0; + goto done_collect; + } + ret = n =collect_events (cpuc, event, false);if (ret <0 ) goto out;
@@ -1422,6 +1431,9 @@ static void x86_pmu_del(struct perf_event *event, int flags)if (cpuc->txn_flags &PERF_PMU_TXN_ADD ) goto do_del; +if (is_no_counter_event (event)) + goto do_del; +/* * Not a TXN, therefore cleanup properly. */
include/linux/perf_event.h +13 -0
@@ -528,6 +528,7 @@ typedef void (*perf_overflow_handler_t)(struct perf_event *,*/ #define PERF_EV_CAP_SOFTWARE BIT(0)#define PERF_EV_CAP_READ_ACTIVE_PKG BIT(1) +#define PERF_EV_CAP_NO_COUNTER BIT(2)#define SWEVENT_HLIST_BITS 8#define SWEVENT_HLIST_SIZE (1 << SWEVENT_HLIST_BITS)
@@ -895,6 +896,13 @@ extern int perf_event_refresh(struct perf_event *event, int refresh);extern void perf_event_update_userpage (struct perf_event *event);extern int perf_event_release_kernel (struct perf_event *event);extern struct perf_event * +perf_event_create (struct perf_event_attr *attr, +int cpu, +struct task_struct *task, +perf_overflow_handler_t overflow_handler, +void *context, +bool counter_assignment); +extern struct perf_event * perf_event_create_kernel_counter(struct perf_event_attr *attr, int cpu, struct task_struct *task,
@@ -1032,6 +1040,11 @@ static inline bool is_sampling_event(struct perf_event *event)return event->attr.sample_period !=0 ; } +static inline bool is_no_counter_event (struct perf_event *event) +{ +return !!(event->event_caps &PERF_EV_CAP_NO_COUNTER ); +} +/* * Return 1 for a software event, 0 for a hardware event */
kernel/events/core.c +25 -12
@@ -11162,18 +11162,10 @@ SYSCALL_DEFINE5(perf_event_open,return err; } -/** -* perf_event_create_kernel_counter -* -* @attr: attributes of the counter to create -* @cpu: cpu in which the counter is bound -* @task: task to profile (NULL for percpu) -*/ -struct perf_event * -perf_event_create_kernel_counter (struct perf_event_attr *attr,int cpu, -struct task_struct *task, -perf_overflow_handler_t overflow_handler, -void *context) +struct perf_event *perf_event_create (struct perf_event_attr *attr,int cpu, +struct task_struct *task, +perf_overflow_handler_t overflow_handler, +void *context,bool need_counter) {struct perf_event_context *ctx;struct perf_event *event;
@@ -11193,6 +11185,9 @@ perf_event_create_kernel_counter(struct perf_event_attr *attr, int cpu,/* Mark owner so we could distinguish it from user events. */ event->owner =TASK_TOMBSTONE ; +if (!need_counter) + event->event_caps |=PERF_EV_CAP_NO_COUNTER ; + ctx =find_get_context (event->pmu, task, event);if (IS_ERR (ctx)) { err =PTR_ERR (ctx);
@@ -11241,6 +11236,24 @@ perf_event_create_kernel_counter(struct perf_event_attr *attr, int cpu, err:return ERR_PTR (err); } +EXPORT_SYMBOL_GPL (perf_event_create); + +/** +* perf_event_create_kernel_counter +* +* @attr: attributes of the counter to create +* @cpu: cpu in which the counter is bound +* @task: task to profile (NULL for percpu) +*/ +struct perf_event * +perf_event_create_kernel_counter (struct perf_event_attr *attr,int cpu, +struct task_struct *task, +perf_overflow_handler_t overflow_handler, +void *context) +{ +return perf_event_create (attr, cpu, task, overflow_handler, + context, true); +}EXPORT_SYMBOL_GPL (perf_event_create_kernel_counter);void perf_pmu_migrate_context (struct pmu *pmu,int src_cpu,int dst_cpu)
Signature · 1 line
2.7.4
PATCH v6 8/12 KVM/x86/vPMU: Add APIs to support host save/restore the guest lbr stack
In reply to Wei WangFrom: Like Xu <[email protected]>
This patch adds support to enable/disable the host side save/restore for the guest lbr stack on vCPU switching. To enable that, the host creates a perf event for the vCPU, and the event attributes are set to the user callstack mode lbr so that all the conditions are meet in the host perf subsystem to save the lbr stack on task switching.
The host side lbr perf event are created only for the purpose of saving and restoring the lbr stack. There is no need to enable the lbr functionality for this perf event, because the feature is essentially used in the vCPU. So perf_event_create is invoked with need_counter=false to get no counter assigned for the perf event.
The vcpu_lbr field is added to cpuc, to indicate if the lbr perf event is used by the vCPU only for context switching. When the perf subsystem handles this event (e.g. lbr enable or read lbr stack on PMI) and finds it's non-zero, it simply returns.
Signed-off-by Like Xu <[email protected]>
Signed-off-by Wei Wang <[email protected]>
Cc Paolo Bonzini <[email protected]>
Cc Andi Kleen <[email protected]>
Cc Peter Zijlstra <[email protected]>
--- arch/x86/events/intel/lbr.c | 13 +++++++-- arch/x86/events/perf_event.h | 1 + arch/x86/include/asm/kvm_host.h | 1 + arch/x86/kvm/pmu.h | 3 ++ arch/x86/kvm/vmx/pmu_intel.c | 61 +++++++++++++++++++++++++++++++++++++++++ 5 files changed, 76 insertions(+), 3 deletions(-)
arch/x86/events/intel/lbr.c +10 -3
@@ -462,6 +462,9 @@ void intel_pmu_lbr_add(struct perf_event *event)if (!x86_pmu.lbr_nr)return ; +if (event->attr.exclude_guest &&is_no_counter_event (event)) + cpuc->vcpu_lbr =1 ; + cpuc->br_sel = event->hw.branch_reg.reg;if (branch_user_callstack (cpuc->br_sel) && event->ctx->task_ctx_data) {
@@ -509,6 +512,9 @@ void intel_pmu_lbr_del(struct perf_event *event) task_ctx->lbr_callstack_users--; } +if (event->attr.exclude_guest &&is_no_counter_event (event)) + cpuc->vcpu_lbr =0 ; +if (x86_pmu.intel_cap.pebs_baseline && event->attr.precise_ip >0 ) cpuc->lbr_pebs_users--; cpuc->lbr_users--;
@@ -521,7 +527,7 @@ void intel_pmu_lbr_enable_all(bool pmi) {struct cpu_hw_events *cpuc =this_cpu_ptr (&cpu_hw_events); -if (cpuc->lbr_users) +if (cpuc->lbr_users && !cpuc->vcpu_lbr)__intel_pmu_lbr_enable (pmi); }
@@ -529,7 +535,7 @@ void intel_pmu_lbr_disable_all(void) {struct cpu_hw_events *cpuc =this_cpu_ptr (&cpu_hw_events); -if (cpuc->lbr_users) +if (cpuc->lbr_users && !cpuc->vcpu_lbr)__intel_pmu_lbr_disable (); }
@@ -669,7 +675,8 @@ void intel_pmu_lbr_read(void)* This could be smarter and actually check the event, * but this simple approach seems to work for now. */ -if (!cpuc->lbr_users || cpuc->lbr_users == cpuc->lbr_pebs_users) +if (!cpuc->lbr_users || cpuc->vcpu_lbr || + cpuc->lbr_users == cpuc->lbr_pebs_users)return ;if (x86_pmu.intel_cap.lbr_format ==LBR_FORMAT_32 )
arch/x86/events/perf_event.h +1 -0
@@ -238,6 +238,7 @@ struct cpu_hw_events {/* * Intel LBR bits */ +u8 vcpu_lbr;int lbr_users;int lbr_pebs_users;struct perf_branch_stack lbr_stack;
arch/x86/include/asm/kvm_host.h +1 -0
@@ -477,6 +477,7 @@ struct kvm_pmu {struct kvm_pmc fixed_counters[INTEL_PMC_MAX_FIXED ];struct irq_work irq_work;u64 reprogram_pmi; +struct perf_event *vcpu_lbr_event; };struct kvm_pmu_ops ;
arch/x86/kvm/pmu.h +3 -0
@@ -123,6 +123,9 @@ void kvm_pmu_destroy(struct kvm_vcpu *vcpu);bool is_vmware_backdoor_pmc (u32 pmc_idx); +extern int intel_pmu_enable_save_guest_lbr (struct kvm_vcpu *vcpu); +extern void intel_pmu_disable_save_guest_lbr (struct kvm_vcpu *vcpu); +extern struct kvm_pmu_ops intel_pmu_ops;extern struct kvm_pmu_ops amd_pmu_ops;#endif /* __KVM_X86_PMU_H */
arch/x86/kvm/vmx/pmu_intel.c +61 -0
67 lines not on this page · raw message
Signature · 1 line
2.7.4
PATCH v6 9/12 perf/x86: save/restore LBR_SELECT on vCPU switching
In reply to Wei WangThe vCPU lbr event relies on the host to save/restore all the lbr related MSRs. So add the LBR_SELECT save/restore to the related functions for the vCPU case.
Signed-off-by Wei Wang <[email protected]>
Cc Peter Zijlstra <[email protected]>
Cc Andi Kleen <[email protected]>
--- arch/x86/events/intel/lbr.c | 7 +++++++ arch/x86/events/perf_event.h | 1 + 2 files changed, 8 insertions(+)
arch/x86/events/intel/lbr.c +7 -0
@@ -383,6 +383,9 @@ static void __intel_pmu_lbr_restore(struct x86_perf_task_context *task_ctx)wrmsrl (x86_pmu.lbr_tos, tos); task_ctx->lbr_stack_state =LBR_NONE ; + +if (cpuc->vcpu_lbr) +wrmsrl (MSR_LBR_SELECT , task_ctx->lbr_sel); }static void __intel_pmu_lbr_save (struct x86_perf_task_context *task_ctx)
@@ -409,6 +412,10 @@ static void __intel_pmu_lbr_save(struct x86_perf_task_context *task_ctx)if (x86_pmu.intel_cap.lbr_format ==LBR_FORMAT_INFO )rdmsrl (MSR_LBR_INFO_0 + lbr_idx, task_ctx->lbr_info[i]); } + +if (cpuc->vcpu_lbr) +rdmsrl (MSR_LBR_SELECT , task_ctx->lbr_sel); + task_ctx->valid_lbrs = i; task_ctx->tos = tos; task_ctx->lbr_stack_state =LBR_VALID ;
arch/x86/events/perf_event.h +1 -0
@@ -721,6 +721,7 @@ struct x86_perf_task_context {u64 lbr_from[MAX_LBR_ENTRIES ];u64 lbr_to[MAX_LBR_ENTRIES ];u64 lbr_info[MAX_LBR_ENTRIES ]; +u64 lbr_sel;int tos;int valid_lbrs;int lbr_callstack_users;
Signature · 1 line
2.7.4
PATCH v6 10/12 KVM/x86/lbr: lazy save the guest lbr stack
In reply to Wei WangWhen the vCPU is scheduled in:
- if the lbr feature was used in the last vCPU time slice, set the lbr stack to be interceptible, so that the host can capture whether the lbr feature will be used in this time slice;
- if the lbr feature wasn't used in the last vCPU time slice, disable the vCPU support of the guest lbr switching.
Upon the first access to one of the lbr related MSRs (since the vCPU was scheduled in):
- record that the guest has used the lbr;
- create a host perf event to help save/restore the guest lbr stack;
- pass the stack through to the guest.
Suggested-by Andi Kleen <[email protected]>
Signed-off-by Wei Wang <[email protected]>
Cc Paolo Bonzini <[email protected]>
Cc Andi Kleen <[email protected]>
Cc Peter Zijlstra <[email protected]>
--- arch/x86/include/asm/kvm_host.h | 2 + arch/x86/kvm/pmu.c | 6 ++ arch/x86/kvm/pmu.h | 2 + arch/x86/kvm/vmx/pmu_intel.c | 146 ++++++++++++++++++++++++++++++++++++++++ arch/x86/kvm/vmx/vmx.c | 4 +- arch/x86/kvm/vmx/vmx.h | 2 + arch/x86/kvm/x86.c | 2 + 7 files changed, 162 insertions(+), 2 deletions(-)
arch/x86/include/asm/kvm_host.h +2 -0
@@ -472,6 +472,8 @@ struct kvm_pmu {u64 global_ctrl_mask;u64 global_ovf_ctrl_mask;u64 reserved_bits; +/* Indicate if the lbr msrs were accessed in this vCPU time slice */ +bool lbr_used;u8 version;struct kvm_pmc gp_counters[INTEL_PMC_MAX_GENERIC ];struct kvm_pmc fixed_counters[INTEL_PMC_MAX_FIXED ];
arch/x86/kvm/pmu.c +6 -0
@@ -328,6 +328,12 @@ int kvm_pmu_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info)return kvm_x86_ops->pmu_ops->set_msr (vcpu, msr_info); } +void kvm_pmu_sched_in (struct kvm_vcpu *vcpu,int cpu) +{ +if (kvm_x86_ops->pmu_ops->sched_in) + kvm_x86_ops->pmu_ops->sched_in (vcpu, cpu); +} +/* refresh PMU settings. This function generally is called when underlying * settings are changed (such as changes of PMU CPUID by guest VMs), which * should rarely happen.
arch/x86/kvm/pmu.h +2 -0
@@ -32,6 +32,7 @@ struct kvm_pmu_ops {bool (*lbr_enable)(struct kvm_vcpu *vcpu);int (*get_msr)(struct kvm_vcpu *vcpu,struct msr_data *msr_info);int (*set_msr)(struct kvm_vcpu *vcpu,struct msr_data *msr_info); +void (*sched_in)(struct kvm_vcpu *vcpu,int cpu);void (*refresh)(struct kvm_vcpu *vcpu);void (*init)(struct kvm_vcpu *vcpu);void (*reset)(struct kvm_vcpu *vcpu);
@@ -116,6 +117,7 @@ int kvm_pmu_is_valid_msr_idx(struct kvm_vcpu *vcpu, unsigned idx);bool kvm_pmu_is_valid_msr (struct kvm_vcpu *vcpu,u32 msr);int kvm_pmu_get_msr (struct kvm_vcpu *vcpu,struct msr_data *msr_info);int kvm_pmu_set_msr (struct kvm_vcpu *vcpu,struct msr_data *msr_info); +void kvm_pmu_sched_in (struct kvm_vcpu *vcpu,int cpu);void kvm_pmu_refresh (struct kvm_vcpu *vcpu);void kvm_pmu_reset (struct kvm_vcpu *vcpu);void kvm_pmu_init (struct kvm_vcpu *vcpu);
arch/x86/kvm/vmx/pmu_intel.c +146 -0
207 lines not on this page · raw message
arch/x86/kvm/vmx/vmx.c +2 -2
@@ -3526,8 +3526,8 @@ static __always_inline void vmx_enable_intercept_for_msr(unsigned long *msr_bitm } } -static __always_inline void vmx_set_intercept_for_msr(unsigned long *msr_bitmap, -u32 msr,int type,bool value) +void vmx_set_intercept_for_msr (unsigned long *msr_bitmap,u32 msr,int type, +bool value) {if (value)vmx_enable_intercept_for_msr (msr_bitmap, msr, type);
arch/x86/kvm/vmx/vmx.h +2 -0
@@ -317,6 +317,8 @@ void vmx_update_msr_bitmap(struct kvm_vcpu *vcpu);bool vmx_get_nmi_mask (struct kvm_vcpu *vcpu);void vmx_set_nmi_mask (struct kvm_vcpu *vcpu,bool masked);void vmx_set_virtual_apic_mode (struct kvm_vcpu *vcpu); +void vmx_set_intercept_for_msr (unsigned long *msr_bitmap,u32 msr,int type, +bool value);struct shared_msr_entry *find_msr_entry (struct vcpu_vmx *vmx,u32 msr);void pt_update_intercept_for_msr (struct vcpu_vmx *vmx);void vmx_update_host_rsp (struct vcpu_vmx *vmx,unsigned long host_rsp);
arch/x86/kvm/x86.c +2 -0
@@ -9233,6 +9233,8 @@ void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu)void kvm_arch_sched_in (struct kvm_vcpu *vcpu,int cpu) { vcpu->arch.l1tf_flush_l1d = true; + +kvm_pmu_sched_in (vcpu, cpu); kvm_x86_ops->sched_in (vcpu, cpu); }
Signature · 1 line
2.7.4
PATCH v6 11/12 KVM/x86: remove the common handling of the debugctl msr
In reply to Wei WangThe debugctl msr is not completely identical on AMD and Intel CPUs, for example, FREEZE_LBRS_ON_PMI is supported by Intel CPUs only. Now, this msr is handled separatedly in svm.c and intel_pmu.c. So remove the common debugctl msr handling code in kvm_get/set_msr_common.
Signed-off-by Wei Wang <[email protected]>
Cc Paolo Bonzini <[email protected]>
Cc Andi Kleen <[email protected]>
Cc Peter Zijlstra <[email protected]>
--- arch/x86/kvm/x86.c | 13 ------------- 1 file changed, 13 deletions(-)
arch/x86/kvm/x86.c +0 -13
@@ -2516,18 +2516,6 @@ int kvm_set_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)return 1 ; }break ; -case MSR_IA32_DEBUGCTLMSR : -if (!data) { -/* We support the non-activated case already */ -break ; - }else if (data & ~(DEBUGCTLMSR_LBR |DEBUGCTLMSR_BTF )) { -/* Values other than LBR and BTF are vendor-specific, -thus reserved and should throw a #GP */ -return 1 ; - } -vcpu_unimpl (vcpu,"%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n" , - __func__, data); -break ; case 0x200 ... 0x2ff:return kvm_mtrr_set_msr (vcpu, msr, data);case MSR_IA32_APICBASE :
@@ -2769,7 +2757,6 @@ int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)switch (msr_info->index) {case MSR_IA32_PLATFORM_ID :case MSR_IA32_EBL_CR_POWERON : -case MSR_IA32_DEBUGCTLMSR :case MSR_IA32_LASTBRANCHFROMIP :case MSR_IA32_LASTBRANCHTOIP :case MSR_IA32_LASTINTFROMIP :
Signature · 1 line
2.7.4
PATCH v6 12/12 KVM/VMX/vPMU: support to report GLOBAL_STATUS_LBRS_FROZEN
In reply to Wei WangArch v4 supports streamlined Freeze_LBR_on_PMI. According to the SDM, the LBR_FRZ bit is set to global status when debugctl.freeze_lbr_on_pmi has been set and a PMI is generated. The CTR_FRZ bit is set when debugctl.freeze_perfmon_on_pmi is set and a PMI is generated.
Signed-off-by Wei Wang <[email protected]>
Cc Andi Kleen <[email protected]>
Cc Paolo Bonzini <[email protected]>
Cc Kan Liang <[email protected]>
--- arch/x86/kvm/pmu.c | 11 +++++++++-- arch/x86/kvm/pmu.h | 1 + arch/x86/kvm/vmx/pmu_intel.c | 19 +++++++++++++++++++ 3 files changed, 29 insertions(+), 2 deletions(-)
arch/x86/kvm/pmu.c +9 -2
@@ -55,6 +55,13 @@ static void kvm_pmi_trigger_fn(struct irq_work *irq_work)kvm_pmu_deliver_pmi (vcpu); } +static void kvm_perf_set_global_status (struct kvm_pmu *pmu,u8 idx) +{ +__set_bit (idx, (unsigned long *)&pmu->global_status); +if (kvm_x86_ops->pmu_ops->set_global_status) + kvm_x86_ops->pmu_ops->set_global_status (pmu, idx); +} +static void kvm_perf_overflow (struct perf_event *perf_event,struct perf_sample_data *data,struct pt_regs *regs)
@@ -64,7 +71,7 @@ static void kvm_perf_overflow(struct perf_event *perf_event,if (!test_and_set_bit (pmc->idx, (unsigned long *)&pmu->reprogram_pmi)) { -__set_bit (pmc->idx, (unsigned long *)&pmu->global_status); +kvm_perf_set_global_status (pmu, pmc->idx);kvm_make_request (KVM_REQ_PMU , pmc->vcpu); } }
@@ -78,7 +85,7 @@ static void kvm_perf_overflow_intr(struct perf_event *perf_event,if (!test_and_set_bit (pmc->idx, (unsigned long *)&pmu->reprogram_pmi)) { -__set_bit (pmc->idx, (unsigned long *)&pmu->global_status); +kvm_perf_set_global_status (pmu, pmc->idx);kvm_make_request (KVM_REQ_PMU , pmc->vcpu);/*
arch/x86/kvm/pmu.h +1 -0
@@ -24,6 +24,7 @@ struct kvm_pmu_ops { u8 unit_mask);unsigned (*find_fixed_event)(int idx);bool (*pmc_is_enabled)(struct kvm_pmc *pmc); +void (*set_global_status)(struct kvm_pmu *pmu,u8 idx);struct kvm_pmc *(*pmc_idx_to_pmc)(struct kvm_pmu *pmu,int pmc_idx);struct kvm_pmc *(*msr_idx_to_pmc)(struct kvm_vcpu *vcpu,unsigned idx,u64 *mask);
arch/x86/kvm/vmx/pmu_intel.c +19 -0
@@ -421,6 +421,24 @@ static bool intel_pmu_access_lbr_msr(struct kvm_vcpu *vcpu,return ret; } +static void intel_pmu_set_global_status (struct kvm_pmu *pmu,u8 idx) +{ +u64 guest_debugctl; + +if (pmu->version >=4 ) { + guest_debugctl =vmcs_read64 (GUEST_IA32_DEBUGCTL ); + +if ((guest_debugctl &GLOBAL_STATUS_LBRS_FROZEN ) == +DEBUGCTLMSR_FREEZE_LBRS_ON_PMI ) +__set_bit (GLOBAL_STATUS_LBRS_FROZEN , + (unsigned long *)&pmu->global_status); +if ((guest_debugctl &GLOBAL_STATUS_LBRS_FROZEN ) == +DEBUGCTLMSR_FREEZE_PERFMON_ON_PMI ) +__set_bit (GLOBAL_STATUS_COUNTERS_FROZEN , + (unsigned long *)&pmu->global_status); + } +} +static int intel_pmu_get_msr (struct kvm_vcpu *vcpu,struct msr_data *msr_info) {struct kvm_pmu *pmu =vcpu_to_pmu (vcpu);
@@ -719,6 +737,7 @@ void intel_pmu_disable_save_guest_lbr(struct kvm_vcpu *vcpu)struct kvm_pmu_ops intel_pmu_ops = { .find_arch_event = intel_find_arch_event, .find_fixed_event = intel_find_fixed_event, + .set_global_status = intel_pmu_set_global_status, .pmc_is_enabled = intel_pmc_is_enabled, .pmc_idx_to_pmc = intel_pmc_idx_to_pmc, .msr_idx_to_pmc = intel_msr_idx_to_pmc,
Signature · 1 line
2.7.4