Add support for Variscite VAR-SOM-MX7 and MX7CustomBoard
Subsystems (2)
v3 cover Add support for Variscite VAR-SOM-MX7 and MX7CustomBoard
This patch series adds support for the Variscite VAR-SOM-MX7 system on module and the MX7CustomBoard carrier board.
The series includes:
- DT bindings for the supported VAR-SOM-MX7 board configurations
- VAR-SOM-MX7 device tree support, including V1 and V2 hardware revisions
- MX7CustomBoard carrier board support
- eMMC and NAND storage variants
- optional WM8731 audio codec support
The implementation follows the standard SOM + carrier board pattern, where the common SOM dtsi contains the on-module peripherals and hardware revision differences, while the MX7CustomBoard dtsi contains the carrier-specific interfaces.
The final board device trees combine the supported VAR-SOM-MX7 configurations with the MX7CustomBoard carrier board.
v2->v3:
- Removed wrong header in dtsi
- Fixed pinctrl name
- Fixed sai clocks
v1->v2:
- Fixed commit messages and spacing
- Moved ethphy1 reset pin mux
- Fixed irq types
- Removed duplicate assigned-clock-rates property
- fixed wifi child node name
- Added color property in gpio led definition
- Updated deprecated reset-gpio property
- Added disable-over-current property in usb nodes
- Fixed model names
Stefano Radaelli (3):
dt-bindings: arm: fsl: add Variscite VAR-SOM-MX7 boards
ARM: dts: imx7d: add Variscite VAR-SOM-MX7 support
ARM: dts: imx7d: add Variscite MX7CustomBoard support
.../devicetree/bindings/arm/fsl.yaml | 17 + arch/arm/boot/dts/nxp/imx/Makefile | 6 + .../imx/imx7d-var-som-emmc-mx7customboard.dts | 22 + ...x7d-var-som-emmc-wm8731-mx7customboard.dts | 23 + .../boot/dts/nxp/imx/imx7d-var-som-emmc.dtsi | 99 +++ .../nxp/imx/imx7d-var-som-mx7customboard.dtsi | 382 +++++++++++ .../imx/imx7d-var-som-nand-mx7customboard.dts | 22 + ...x7d-var-som-nand-wm8731-mx7customboard.dts | 23 + .../boot/dts/nxp/imx/imx7d-var-som-nand.dtsi | 73 ++ .../imx7d-var-som-v2-emmc-mx7customboard.dts | 23 + .../imx7d-var-som-v2-nand-mx7customboard.dts | 23 + .../boot/dts/nxp/imx/imx7d-var-som-v2.dtsi | 66 ++ .../dts/nxp/imx/imx7d-var-som-wm8731.dtsi | 65 ++ arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi | 635 ++++++++++++++++++ 14 files changed, 1479 insertions(+) create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-emmc-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-emmc-wm8731-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-emmc.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-mx7customboard.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-nand-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-nand-wm8731-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-nand.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-v2-emmc-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-v2-nand-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-v2.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-wm8731.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi
base-commit: 9400c5b6aa357be2379c98ae86a207bc21dc7a48
Signature · 1 line
2.47.3
PATCH v3 1/3 dt-bindings: arm: fsl: add Variscite VAR-SOM-MX7 boards
From: Stefano Radaelli <[email protected]>
Add DT compatible strings for the Variscite VAR-SOM-MX7 SoM variants used with the MX7CustomBoard carrier board.
Both the first and second hardware revisions are supported, including eMMC and NAND configurations, with WM8731 variants available for the first hardware revision.
---v2->v3:
-
v1->v2:
- Fixed commit message
- Fixed spacing
Documentation/devicetree/bindings/arm/fsl.yaml | 17 +++++++++++++++++ 1 file changed, 17 insertions(+)
Documentation/devicetree/bindings/arm/fsl.yaml +17 -0
@@ -950,6 +950,23 @@ properties: - const: toradex,colibri-imx7d-emmc - const: fsl,imx7d + - description: i.MX7D Variscite Boards based on VAR-SOM-MX7 Module + oneOf: + - items: + - enum: + - variscite,var-som-imx7d-emmc-mx7customboard + - variscite,var-som-imx7d-emmc-wm8731-mx7customboard + - variscite,var-som-imx7d-nand-mx7customboard + - variscite,var-som-imx7d-nand-wm8731-mx7customboard + - const: variscite,var-som-imx7d + - const: fsl,imx7d + - items: + - enum: + - variscite,var-som-imx7d-v2-emmc-mx7customboard + - variscite,var-som-imx7d-v2-nand-mx7customboard + - const: variscite,var-som-imx7d-v2 + - const: fsl,imx7d + - description: i.MX7ULP based Boards items: - enum:
Signature · 1 line
2.47.3
PATCH v3 2/3 ARM: dts: imx7d: add Variscite VAR-SOM-MX7 support
In reply to Stefano RadaelliFrom: Stefano Radaelli <[email protected]>
Add device tree support for the Variscite VAR-SOM-MX7 system on module.
The module is based on the NXP i.MX7Dual SoC and is available in multiple configurations and hardware revisions.
Add the common SoM description together with support for:
- eMMC storage
- NAND storage
- WM8731 audio codec
- VAR-SOM-MX7 V2 hardware revision
Only SoM-specific peripherals are described here. Carrier board specific interfaces are provided by the respective carrier board device trees.
---v2->v3:
- Removed wrong header in dtsi
- Fixed pinctrl name
- Fixed sai clocks
v1->v2:
- Moved ethphy1 reset pin mux
- Fixed irq types
- Removed duplicate assigned-clock-rates property
- fixed wifi child node name
- Added color property in gpio led definition
- Updated deprecated reset-gpio propery
- Added disable-over-current property in usb nodes
.../boot/dts/nxp/imx/imx7d-var-som-emmc.dtsi | 99 +++ .../nxp/imx/imx7d-var-som-mx7customboard.dtsi | 382 +++++++++++ .../boot/dts/nxp/imx/imx7d-var-som-nand.dtsi | 73 ++ .../boot/dts/nxp/imx/imx7d-var-som-v2.dtsi | 66 ++ .../dts/nxp/imx/imx7d-var-som-wm8731.dtsi | 65 ++ arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi | 635 ++++++++++++++++++ 6 files changed, 1320 insertions(+) create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-emmc.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-mx7customboard.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-nand.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-v2.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-wm8731.dtsi create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi
arch/arm/boot/dts/nxp/imx/imx7d-var-som-emmc.dtsi new file +99 -0
@@ -0,0 +1,99 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Common dtsi for eMMC support on Variscite VAR-SOM-MX7 + * + * Link: https://variscite.com/system-on-module-som/i-mx-7/var-som-mx7/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +&gpio6 { + sd3-pwr-hog { + gpio-hog; + gpios = <11 0>; + output-low; + line-name = "sd3_pwr"; + }; +}; + +&usdhc3 { + pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep"; + pinctrl-0 = <&pinctrl_usdhc3>; + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; + pinctrl-3 = <&pinctrl_usdhc3_sleep>; + vmmc-supply = <&vgen3_reg>; + assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>; + assigned-clock-rates = <400000000>; + no-1-8-v; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&iomuxc { + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + MX7D_PAD_SD3_RESET_B__SD3_RESET_B 0x59 + MX7D_PAD_SD3_CMD__SD3_CMD 0x59 + MX7D_PAD_SD3_CLK__SD3_CLK 0x19 + MX7D_PAD_SD3_DATA0__SD3_DATA0 0x59 + MX7D_PAD_SD3_DATA1__SD3_DATA1 0x59 + MX7D_PAD_SD3_DATA2__SD3_DATA2 0x59 + MX7D_PAD_SD3_DATA3__SD3_DATA3 0x59 + MX7D_PAD_SD3_DATA4__SD3_DATA4 0x59 + MX7D_PAD_SD3_DATA5__SD3_DATA5 0x59 + MX7D_PAD_SD3_DATA6__SD3_DATA6 0x59 + MX7D_PAD_SD3_DATA7__SD3_DATA7 0x59 + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp { + fsl,pins = < + MX7D_PAD_SD3_RESET_B__SD3_RESET_B 0x59 + MX7D_PAD_SD3_CMD__SD3_CMD 0x5a + MX7D_PAD_SD3_CLK__SD3_CLK 0x1a + MX7D_PAD_SD3_DATA0__SD3_DATA0 0x5a + MX7D_PAD_SD3_DATA1__SD3_DATA1 0x5a + MX7D_PAD_SD3_DATA2__SD3_DATA2 0x5a + MX7D_PAD_SD3_DATA3__SD3_DATA3 0x5a + MX7D_PAD_SD3_DATA4__SD3_DATA4 0x5a + MX7D_PAD_SD3_DATA5__SD3_DATA5 0x5a + MX7D_PAD_SD3_DATA6__SD3_DATA6 0x5a + MX7D_PAD_SD3_DATA7__SD3_DATA7 0x5a + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp { + fsl,pins = < + MX7D_PAD_SD3_RESET_B__SD3_RESET_B 0x59 + MX7D_PAD_SD3_CMD__SD3_CMD 0x5b + MX7D_PAD_SD3_CLK__SD3_CLK 0x1b + MX7D_PAD_SD3_DATA0__SD3_DATA0 0x5b + MX7D_PAD_SD3_DATA1__SD3_DATA1 0x5b + MX7D_PAD_SD3_DATA2__SD3_DATA2 0x5b + MX7D_PAD_SD3_DATA3__SD3_DATA3 0x5b + MX7D_PAD_SD3_DATA4__SD3_DATA4 0x5b + MX7D_PAD_SD3_DATA5__SD3_DATA5 0x5b + MX7D_PAD_SD3_DATA6__SD3_DATA6 0x5b + MX7D_PAD_SD3_DATA7__SD3_DATA7 0x5b + >; + }; + + pinctrl_usdhc3_sleep: usdhc3-sleepgrp { + fsl,pins = < + MX7D_PAD_SD3_RESET_B__GPIO6_IO11 0x10 + MX7D_PAD_SD3_CMD__GPIO6_IO1 0x10 + MX7D_PAD_SD3_CLK__GPIO6_IO0 0x10 + MX7D_PAD_SD3_DATA0__GPIO6_IO2 0x10 + MX7D_PAD_SD3_DATA1__GPIO6_IO3 0x10 + MX7D_PAD_SD3_DATA2__GPIO6_IO4 0x10 + MX7D_PAD_SD3_DATA3__GPIO6_IO5 0x10 + MX7D_PAD_SD3_DATA4__GPIO6_IO6 0x10 + MX7D_PAD_SD3_DATA5__GPIO6_IO7 0x10 + MX7D_PAD_SD3_DATA6__GPIO6_IO8 0x10 + MX7D_PAD_SD3_DATA7__GPIO6_IO9 0x10 + >; + }; +};
arch/arm/boot/dts/nxp/imx/imx7d-var-som-mx7customboard.dtsi new file +382 -0
382 lines not on this page · raw message
arch/arm/boot/dts/nxp/imx/imx7d-var-som-nand.dtsi new file +73 -0
73 lines not on this page · raw message
arch/arm/boot/dts/nxp/imx/imx7d-var-som-v2.dtsi new file +66 -0
66 lines not on this page · raw message
arch/arm/boot/dts/nxp/imx/imx7d-var-som-wm8731.dtsi new file +65 -0
65 lines not on this page · raw message
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +635 -0
635 lines not on this page · raw message
Signature · 1 line
2.47.3
[email protected]
AI reviewRe: [PATCH v3 2/3] ARM: dts: imx7d: add Variscite VAR-SOM-MX7 support
Thank you for your contribution! Sashiko AI review found 4 potential issue(s) to consider: - [High] The ads7846 touchscreen specifies an active-high GPIO for pendown, which conflicts with its…
Thank you for your contribution! Sashiko AI review found 4 potential issue(s) to consider:
- [High] The ads7846 touchscreen specifies an active-high GPIO for pendown, which conflicts with its active-low interrupt and breaks touch detection.
- [High] The V1 hardware WiFi regulator (reg_vmmc_wl) lacks a gpio property and relies on a userspace script to enable WiFi power, breaking automatic device probing.
- [Medium] The wm8904 codec's IN1L pin is configured as a digital microphone input but is simultaneously routed to an analog 'Microphone Jack' in the DAPM topology.
- [Low] Non-generic node names and invalid characters are used for the touchscreen, audio codec devices, and regulators.
--
--- Patch [2]: [PATCH v3 2/3] ARM: dts: imx7d: add Variscite VAR-SOM-MX7 support --- commit b9c1c689cb3179b0139172b9a6b0fd1126434165
Author: Stefano Radaelli <[email protected]>
Subject: ARM: dts: imx7d: add Variscite VAR-SOM-MX7 support
This commit adds device tree support for the Variscite VAR-SOM-MX7 system on module based on the NXP i.MX7Dual SoC. It includes the common SoM description along with support for eMMC, NAND, WM8731 audio codec, and the V2 hardware revision.
Quoted 4 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som-mx7customboard.dtsi new file +0
-0@@ -0,0 +1,382 @@
[ ... ]
arch/arm/boot/dts/nxp/imx/imx7d-var-som-mx7customboard.dtsi line 53
Quoted 1 line
arch/arm/boot/dts/nxp/imx/imx7d-var-som-mx7customboard.dtsi new file +1
-0+ reg_hsic_hub_connect: regulator_hsic_hub_connect {
[Severity: Low]
Are there invalid characters in this node name? The Devicetree Specification prohibits the use of underscores in node names, which should use hyphens instead.
Quoted 4 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som-wm8731.dtsi new file +0
-0@@ -0,0 +1,65 @@
[ ... ]
arch/arm/boot/dts/nxp/imx/imx7d-var-som-wm8731.dtsi line 45
Quoted 2 lines
+&i2c2 {
arch/arm/boot/dts/nxp/imx/imx7d-var-som-wm8731.dtsi new file +1
-0+ wm8731: wm8731@1a {
[Severity: Low]
Does this node name follow the Devicetree Specification? Node names should be generic and reflect the function of the device rather than its precise part number. Should this be named audio-codec@1a instead?
Quoted 4 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +0
-0@@ -0,0 +1,635 @@
[ ... ]
Quoted 13 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +13
-0+ codec_wm8904: sound { + compatible = "simple-audio-card"; + simple-audio-card,bitclock-master = <&dailink_master>; + simple-audio-card,format = "i2s"; + simple-audio-card,frame-master = <&dailink_master>; + simple-audio-card,name = "wm8904-audio"; + simple-audio-card,routing = + "Headphone Jack", "HPOUTL", + "Headphone Jack", "HPOUTR", + "IN2L", "Line In Jack", + "IN2R", "Line In Jack", + "IN1L", "Microphone Jack", + "IN1R", "Microphone Jack",
[ ... ]
Quoted 3 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +3
-0+ wm8904: audio-codec@1a { + compatible = "wlf,wm8904"; + reg = <0x1a>;
[ ... ]
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi line 330
Quoted 3 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +3
-0+ /* DMIC is connected to IN1L */ + wlf,in1l-as-dmicdat1; + };
[Severity: Medium]
Is this DAPM routing correct? This maps IN1L to an analog "Microphone Jack", but later in the wm8904 node, wlf,in1l-as-dmicdat1 explicitly configures it as a digital microphone input.
Can this topological contradiction cause the DAPM subsystem to incorrectly power up analog components for a digital microphone, or present invalid analog paths to userspace?
[ ... ]
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi line 100
Quoted 2 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +2
-0+ /* Resistive touch controller */ + ads7846_ts: ads7846@0 {
[Severity: Low]
Should this node use a generic name like touchscreen@0 instead of the specific part number to align with Devicetree Specification requirements?
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi line 108
Quoted 8 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +8
-0+ reg = <0>; + compatible = "ti,ads7846"; + pinctrl-names ="default"; + pinctrl-0 = <&pinctrl_restouch>; + interrupt-parent = <&gpio1>; + interrupts = <9 IRQ_TYPE_EDGE_FALLING>; + spi-max-frequency = <1500000>; + pendown-gpio = <&gpio1 9 0>;
[Severity: High]
Does this configuration break touch detection? The interrupt is defined as active-low (IRQ_TYPE_EDGE_FALLING), but the GPIO flag here is 0 (active-high).
When the interrupt handler fires, it will read the physical low signal as a logical false, causing it to immediately abort without processing the event. Should this use GPIO_ACTIVE_LOW instead?
[ ... ]
Quoted 6 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +6
-0+ reg_vmmc_wl: regulator-vmmc-wl { + compatible = "regulator-fixed"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "wlreg_on"; + };
[ ... ]
Quoted 12 lines
+&usdhc2 {
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +11
-0+ #address-cells = <1>; + #size-cells = <0>; + pinctrl-names = "default", "state_100mhz", "state_200mhz","sleep"; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_wlan>; + pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_wlan>; + pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_wlan>; + pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_wlan_sleep>; + keep-power-in-suspend; + non-removable; + vmmc-supply = <®_vmmc_wl>; + status = "okay";
[ ... ]
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi line 628
Quoted 6 lines
arch/arm/boot/dts/nxp/imx/imx7d-var-som.dtsi new file +6
-0+ /* GPIO Used in User Space init script */ + pinctrl_wlan: wlangrp { + fsl,pins = < + MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4 0x09 + >; + };
[Severity: High]
Will this cause the SDIO bus probe to fail permanently during boot?
The usdhc2 node is marked non-removable and bound to reg_vmmc_wl. Because this regulator lacks a gpio property to physically power the chip, the MMC core will attempt to enumerate the bus while the WiFi chip is unpowered.
Since the bus is non-removable, it will not retry when the userspace script later toggles the GPIO via pinctrl_wlan. Should the gpio property be moved to the regulator-fixed node so the kernel can properly probe it?
Signature · 1 line
Sashiko AI review · https://sashiko.dev/#/patchset/[email protected]?part=2
Re: [PATCH v3 2/3] ARM: dts: imx7d: add Variscite VAR-SOM-MX7 support
Quoted 5 lines · On Mon, Aug 24, 2026 at 03:33:59PM +0000, [email protected] wrote:
Thank you for your contribution! Sashiko AI review found 4 potential issue(s) to consider:
- [High] The ads7846 touchscreen specifies an active-high GPIO for pendown, which conflicts with its active-low interrupt and breaks touch detection.
- [High] The V1 hardware WiFi regulator (reg_vmmc_wl) lacks agpioproperty and relies on a userspace script to enable WiFi power, breaking automatic device probing.
- [Medium] Thewm8904codec'sIN1Lpin is configured as a digital microphone input but is simultaneously routed to an analog 'Microphone Jack' in the DAPM topology.
- [Low] Non-generic node names and invalid characters are used for the touchscreen, audio codec devices, and regulators.
I'm going to fix these errors.
Stefano
PATCH v3 3/3 ARM: dts: imx7d: add Variscite MX7CustomBoard support
In reply to Stefano RadaelliFrom: Stefano Radaelli <[email protected]>
Add device tree support for the Variscite MX7CustomBoard carrier board with the VAR-SOM-MX7 system on module.
This includes supported board configurations for both VAR-SOM-MX7 hardware revisions, with eMMC and NAND variants, and WM8731 variants for the first hardware revision.
Also add the resulting DTBs to the i.MX7D device tree Makefile.
---v2->v3:
-
v1->v2:
- Fixed commit message
- Fixed model names
arch/arm/boot/dts/nxp/imx/Makefile | 6 +++++ .../imx/imx7d-var-som-emmc-mx7customboard.dts | 22 ++++++++++++++++++ ...x7d-var-som-emmc-wm8731-mx7customboard.dts | 23 +++++++++++++++++++ .../imx/imx7d-var-som-nand-mx7customboard.dts | 22 ++++++++++++++++++ ...x7d-var-som-nand-wm8731-mx7customboard.dts | 23 +++++++++++++++++++ .../imx7d-var-som-v2-emmc-mx7customboard.dts | 23 +++++++++++++++++++ .../imx7d-var-som-v2-nand-mx7customboard.dts | 23 +++++++++++++++++++ 7 files changed, 142 insertions(+) create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-emmc-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-emmc-wm8731-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-nand-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-nand-wm8731-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-v2-emmc-mx7customboard.dts create mode 100644 arch/arm/boot/dts/nxp/imx/imx7d-var-som-v2-nand-mx7customboard.dts
arch/arm/boot/dts/nxp/imx/Makefile +6 -0
@@ -444,6 +444,12 @@ dtb-$(CONFIG_SOC_IMX7D) += \ imx7d-sdb-reva.dtb \ imx7d-sdb-sht11.dtb \ imx7d-smegw01.dtb \ + imx7d-var-som-emmc-mx7customboard.dtb \ + imx7d-var-som-emmc-wm8731-mx7customboard.dtb \ + imx7d-var-som-nand-mx7customboard.dtb \ + imx7d-var-som-nand-wm8731-mx7customboard.dtb \ + imx7d-var-som-v2-emmc-mx7customboard.dtb \ + imx7d-var-som-v2-nand-mx7customboard.dtb \ imx7d-zii-rmu2.dtb \ imx7d-zii-rpu2.dtb \ imx7s-colibri-aster.dtb \
arch/arm/boot/dts/nxp/imx/imx7d-var-som-emmc-mx7customboard.dts new file +22 -0
@@ -0,0 +1,22 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * VAR-MX7CustomBoard for VAR-SOM-MX7 with eMMC + * + * Link: https://variscite.com/carrier-boards/var-mx7customboard/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +/dts-v1/; + +#include "imx7d-var-som.dtsi" +#include "imx7d-var-som-emmc.dtsi" +#include "imx7d-var-som-mx7customboard.dtsi" + +/ { + model = "Variscite VAR-SOM-MX7 with eMMC & WM8904 on VAR-MX7CustomBoard"; + compatible = "variscite,var-som-imx7d-emmc-mx7customboard", + "variscite,var-som-imx7d", + "fsl,imx7d"; +};
arch/arm/boot/dts/nxp/imx/imx7d-var-som-emmc-wm8731-mx7customboard.dts new file +23 -0
@@ -0,0 +1,23 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * VAR-MX7CustomBoard for VAR-SOM-MX7 with eMMC and WM8731 + * + * Link: https://variscite.com/carrier-boards/var-mx7customboard/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +/dts-v1/; + +#include "imx7d-var-som.dtsi" +#include "imx7d-var-som-emmc.dtsi" +#include "imx7d-var-som-wm8731.dtsi" +#include "imx7d-var-som-mx7customboard.dtsi" + +/ { + model = "Variscite VAR-SOM-MX7 with eMMC & WM8731 on VAR-MX7CustomBoard"; + compatible = "variscite,var-som-imx7d-emmc-wm8731-mx7customboard", + "variscite,var-som-imx7d", + "fsl,imx7d"; +};
arch/arm/boot/dts/nxp/imx/imx7d-var-som-nand-mx7customboard.dts new file +22 -0
@@ -0,0 +1,22 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * VAR-MX7CustomBoard for VAR-SOM-MX7 with NAND + * + * Link: https://variscite.com/carrier-boards/var-mx7customboard/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +/dts-v1/; + +#include "imx7d-var-som.dtsi" +#include "imx7d-var-som-nand.dtsi" +#include "imx7d-var-som-mx7customboard.dtsi" + +/ { + model = "Variscite VAR-SOM-MX7 with NAND flash & WM8904 on VAR-MX7CustomBoard"; + compatible = "variscite,var-som-imx7d-nand-mx7customboard", + "variscite,var-som-imx7d", + "fsl,imx7d"; +};
arch/arm/boot/dts/nxp/imx/imx7d-var-som-nand-wm8731-mx7customboard.dts new file +23 -0
@@ -0,0 +1,23 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * VAR-MX7CustomBoard for VAR-SOM-MX7 with NAND and WM8731 + * + * Link: https://variscite.com/carrier-boards/var-mx7customboard/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +/dts-v1/; + +#include "imx7d-var-som.dtsi" +#include "imx7d-var-som-nand.dtsi" +#include "imx7d-var-som-wm8731.dtsi" +#include "imx7d-var-som-mx7customboard.dtsi" + +/ { + model = "Variscite VAR-SOM-MX7 with NAND flash & WM8731 on VAR-MX7CustomBoard"; + compatible = "variscite,var-som-imx7d-nand-wm8731-mx7customboard", + "variscite,var-som-imx7d", + "fsl,imx7d"; +};
arch/arm/boot/dts/nxp/imx/imx7d-var-som-v2-emmc-mx7customboard.dts new file +23 -0
@@ -0,0 +1,23 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * VAR-MX7CustomBoard for VAR-SOM-MX7 V2 with eMMC + * + * Link: https://variscite.com/carrier-boards/var-mx7customboard/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +/dts-v1/; + +#include "imx7d-var-som.dtsi" +#include "imx7d-var-som-v2.dtsi" +#include "imx7d-var-som-emmc.dtsi" +#include "imx7d-var-som-mx7customboard.dtsi" + +/ { + model = "Variscite VAR-SOM-MX7-5G_V2 with eMMC & WM8904 on VAR-MX7CustomBoard"; + compatible = "variscite,var-som-imx7d-v2-emmc-mx7customboard", + "variscite,var-som-imx7d-v2", + "fsl,imx7d"; +};
arch/arm/boot/dts/nxp/imx/imx7d-var-som-v2-nand-mx7customboard.dts new file +23 -0
@@ -0,0 +1,23 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * VAR-MX7CustomBoard for VAR-SOM-MX7 V2 with NAND + * + * Link: https://variscite.com/carrier-boards/var-mx7customboard/ + * + * Copyright (C) 2026 Variscite Ltd. - https://www.variscite.com/ + * + */ + +/dts-v1/; + +#include "imx7d-var-som.dtsi" +#include "imx7d-var-som-v2.dtsi" +#include "imx7d-var-som-nand.dtsi" +#include "imx7d-var-som-mx7customboard.dtsi" + +/ { + model = "Variscite VAR-SOM-MX7-5G_V2 with NAND flash & WM8904 on VAR-MX7CustomBoard"; + compatible = "variscite,var-som-imx7d-v2-nand-mx7customboard", + "variscite,var-som-imx7d-v2", + "fsl,imx7d"; +};
Signature · 1 line
2.47.3